









28 · 1/13 输出使能与浮动共源共栅支路 1/1

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs












子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 2/13 交叉输入与复位 1/3

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs












子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 3/13 交叉输入与复位 2/3

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs








子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连 ; 实心点为连接 , 交叉无点不连接 ; 紫色为实际体端 / 井端。

数字HD保持原厂单元 ; 模拟子电路附展开分图 ; 原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 4/13 交叉输入与复位 3/3

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs












子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 5/13 原生偏置网络 1/3

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs












子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连 ; 实心点为连接 , 交叉无点不连接 ; 紫色为实际体端 / 井端。

数字HD保持原厂单元 ; 模拟子电路附展开分图 ; 原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 6/13 原生偏置网络 2/3

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs







子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连 ; 实心点为连接 , 交叉无点不连接 ; 紫色为实际体端 / 井端。

数字HD保持原厂单元 ; 模拟子电路附展开分图 ; 原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 7/13 原生偏置网络 3/3

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs




子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 8/13 浮动电荷库与栅偏置复位 1/2

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs




子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连 ; 实心点为连接 , 交叉无点不连接 ; 紫色为实际体端 / 井端。

数字HD保持原厂单元 ; 模拟子电路附展开分图 ; 原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 9/13 浮动电荷库与栅偏置复位 2/2

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs












子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 10/13 耦合、储能和偏置电容 1/2

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs







子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 11/13 耦合、储能和偏置电容 2/2

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs












子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 12/13 原厂HD时钟缓冲 1/2

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs






子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。

28 · 13/13 原厂HD时钟缓冲 2/2

晶体管 / 标准单元连接图 | MOS单位 W/L (um) , m 为并联倍数 | 参数读取最终 circuit.scs



子电路 : test_fct | 端口 : cinn, cinp, coutn, coutp, ib, sam, transfer, vcm, vddana, vdddig, vssana, vssdig

同一子电路内同名网络跨页相连；实心点为连接，交叉无点不连接；紫色为实际体端 / 井端。

数字HD保持原厂单元；模拟子电路附展开分图；原厂无源用工艺符号和几何参数。外部测试负载不属于DUT。