


Tomasulo's Algorithm

- Dynamic scheduling technique
- It remove race dependency through register renaming
- It tracks when operands are available to satisfy the data dependency
- Hardware approach



→ Reservation Station Components:

- Op - operation to perform in the unit
- Rj, Rk - Reservation stations producing source registers (value to be written)
- Vj, Vk - value of source operands

- R_j, R_k - Flags indicating when V_j, V_k are ready
- Busy - Indicates reservation status of FU is busy

Three Stages of Tomasulo's Algo:-

1) Issue : get instruction from Op code

If reservation status for (no structural hazard), the scoreboard issues instruction and sets operands (reserves registers)

2) Execution : Operate on Operands (EX)

When both operands are ready, the exectue; if not ready then wait until data has for result

3) Write result : Finish Exectue (WB)

- Write on common data bus to all awaiting units,
- Mark reservation status as available

Normal Bus : data + destination = "Go To" Bus;

Common data bus = data + source = "Come from" Bus;

Example: Steps of Exectue using Tomasulo's Algo

3 loades, 3 adders, 2 multipliers. The folloz steps must be executed in a pipeline sys.

LD F6, 34(R2)
 LD F2, 45(R3)
 MUL F0, F2, F4
 SUB F8, F6, F2
 DIV F10, F0, F6
 ADD F6, F8, F2

Load - 2 cycles

Add - 2 cycles

MUL - 10 cycles

DIV - 40 cycles

Instruction States

Instruction States	Issue	Execute	Write Back
LD F6, 34(R2)	1	2-3	4
LD F2, 45(R3)	2	3-4	5
MULT F0, F2, F4	3	6-15 10 cycles	16
SUB F8, F6, F2	4	6-7	8
DIV F10, F0, F6	5	17-56 (40 cycles)	57
ADD F6, F8, F2	6	9-10	11

Write Backs the result

	Busy	Address
load 1	Yes	34 + R2 (at 4 cycle)
load 2	Yes	45 + R3 (at 5 cycle)
load 3		

Reservator Statu Statu

TIME	NAME	BUS Y	OP	VJ	VK	QJ	QK
	ADD1	Yes	ADD	MUL	MUL	MUL	MUL
	ADD2						
	ADD2	Yes	MUL	MUL	MUL	MUL	MUL
	ADD3						
	MULT1	Yes	MULT	MUL	MUL	MUL	MUL
	MULT2	Yes	MUL	MUL	MUL	MUL	MUL

Register Result Sheet[illegible]