# CBCS SCHEME

USN						ST.	18CS34
						The second secon	

## Third Semester B.E. Degree Examination, Feb./Mar. 2022 **Computer Organization**

Note: Answer any FIVE full questions, choosing ONE full question from each module.    Module-1	Tir	ne:	3 hrs. Max. M	arks: 100					
1 a. With a neat diagram, explain the different processor registers.  b. Explain the overall SPEC rating for the computer in a program suite.  c. Explain one address, two address and three address instruction with examples. Also, use any of these instructions to carry out C ← [A] + [B].  OR  2 a. What is an addressing mode? Explain the different addressing modes. With an example for each.  b. Explain shift and rotate operations, with example.  (10 Marks)  b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA.  c. Define bus arbitration. Explain in detail centralizaed bus arbitration.  OR  4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)		Λ	ote: Answer any FIVE full questions, choosing ONE full question from each mo	dule.					
1 a. With a neat diagram, explain the different processor registers.  b. Explain the overall SPEC rating for the computer in a program suite.  c. Explain one address, two address and three address instruction with examples. Also, use any of these instructions to carry out C ← [A] + [B].  OR  2 a. What is an addressing mode? Explain the different addressing modes. With an example for each.  b. Explain shift and rotate operations, with example.  (10 Marks)  b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA.  c. Define bus arbitration. Explain in detail centralizaed bus arbitration.  OR  4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)			Module-1						
<ul> <li>b. Explain the overall SPEC rating for the computer in a program suite.</li> <li>c. Explain one address , two address and three address instruction with examples. Also, use any of these instructions to carry out C ← [A] + [B].</li> <li>OR</li> <li>2 a. What is an addressing mode? Explain the different addressing modes. With an example for each.  (10 Marks)</li> <li>b. Explain shift and rotate operations, with example.  (10 Marks)</li> <li>3 a. What is direct memory access, when it is used? Explain it with block diagram.  b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA.  c. Define bus arbitration. Explain in detail centralizated bus arbitration.  (08 Marks)</li> <li>OR</li> <li>4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  (04 Marks)  (08 Marks)  (08 Marks)  (08 Marks)  (08 Marks)  (09 Marks)</li></ul>	1	a.		(08 Marks)					
c. Explain one address , two address and three address instruction with examples. Also, use any of these instructions to carry out C ← [A] + [B]. (08 Marks)  OR  a. What is an addressing mode? Explain the different addressing modes. With an example for each. (10 Marks)  b. Explain shift and rotate operations, with example. (10 Marks)  Module-2  3 a. What is direct memory access, when it is used? Explain it with block diagram. (08 Marks)  b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA. (04 Marks)  c. Define bus arbitration. Explain in detail centralizaed bus arbitration. (08 Marks)  OR  4 a. With a block diagram, explain how the keyboard is connected to processor. (08 Marks)  b. Explain the use of a PCI bus in a computer system with a neat sketch. (08 Marks)  c. What are the design objectives of USB? (04 Marks)  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks)  Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)		b.		(04 Marks)					
OR  2 a. What is an addressing mode? Explain the different addressing modes. With an example for each.  b. Explain shift and rotate operations, with example.  (10 Marks)  (11 Marks)  (12 Marks)  (12 Marks)  (12 Marks)		c.	Explain one address, two address and three address instruction with examples	. Also, use					
a. What is an addressing mode? Explain the different addressing modes. With an example for each.  b. Explain shift and rotate operations, with example.  (10 Marks)  Module-2  3 a. What is direct memory access, when it is used? Explain it with block diagram.  b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA.  c. Define bus arbitration. Explain in detail centralizated bus arbitration.  OR  4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)			•						
b. Explain shift and rotate operations, with example.    Module-2			OR						
b. Explain shift and rotate operations, with example.    Module-2	2	a.	What is an addressing mode? Explain the different addressing modes. With an e						
Module-2 3 a. What is direct memory access, when it is used? Explain it with block diagram. (08 Marks) b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA. (04 Marks) c. Define bus arbitration. Explain in detail centralizated bus arbitration. (08 Marks)  OR 4 a. With a block diagram, explain how the keyboard is connected to processor. (08 Marks) b. Explain the use of a PCI bus in a computer system with a neat sketch. (08 Marks) c. What are the design objectives of USB? (04 Marks)  Module-3 5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks) b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR 6 a. Explain the different mapping functions used in cache memory. (12 Marks)									
Module-2 3 a. What is direct memory access, when it is used? Explain it with block diagram. b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA. c. Define bus arbitration. Explain in detail centralizaed bus arbitration.  OR  4 a. With a block diagram, explain how the keyboard is connected to processor. b. Explain the use of a PCI bus in a computer system with a neat sketch. c. What are the design objectives of USB?  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)		b.		(10 Marks)					
a. What is direct memory access, when it is used? Explain it with block diagram. b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA. (04 Marks) c. Define bus arbitration. Explain in detail centralizated bus arbitration. (08 Marks)  OR  4 a. With a block diagram, explain how the keyboard is connected to processor. b. Explain the use of a PCI bus in a computer system with a neat sketch. (08 Marks) c. What are the design objectives of USB? (04 Marks)  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks) b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)									
b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA.  c. Define bus arbitration. Explain in detail centralizaed bus arbitration. (08 Marks)  OR  4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch. (08 Marks)  c. What are the design objectives of USB? (04 Marks)  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)			Module-2						
b. Define the terms 'cycle stealing' and 'burst mode with respect to DMA.  c. Define bus arbitration. Explain in detail centralizaed bus arbitration. (08 Marks)  OR  4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch. (08 Marks)  c. What are the design objectives of USB? (04 Marks)  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)	3	a.	What is direct memory access, when it is used? Explain it with block diagram.	(08 Marks)					
OR  4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  Module-3  5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)		b.		(04 Marks)					
4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  6 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  6 a. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)		c.	Define bus arbitration. Explain in detail centralizaed bus arbitration.	(08 Marks)					
4 a. With a block diagram, explain how the keyboard is connected to processor.  b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  6 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  6 a. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)			OR S						
b. Explain the use of a PCI bus in a computer system with a neat sketch.  c. What are the design objectives of USB?  (04 Marks)  Module-3  a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)	-4	0		(08 Marks)					
c. What are the design objectives of USB?  Module-3  a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy.  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells.  OR  6 a. Explain the different mapping functions used in cache memory.  (12 Marks)	-			The same of the sa					
5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)		5,000		The second secon					
5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)		С.	what are the design objectives of OSB.	(0.11,111,111)					
5 a. Draw a neat block diagram of memory hierarchy in a computer system. Discuss the variation of size, speed and cost per bit in the hierarchy. (08 Marks)  b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)			Module-3						
of size, speed and cost per bit in the hierarchy. (08 Marks) b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)	5	а							
<ul> <li>b. Explain the working of a single transistor dynamic memory cell and internal organization of a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)</li> <li>6 a. Explain the different mapping functions used in cache memory. (12 Marks)</li> </ul>									
a 16 megabit DRAM chip configured as 2M × 8 cells. (12 Marks)  OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)		b							
OR  6 a. Explain the different mapping functions used in cache memory. (12 Marks)		0.							
			a To megaon Did in tinp compared as	N-					
		6	OR						
	6	a.	Explain the different mapping functions used in cache memory.	(12 Marks)					
		b.	What is replacement policy? Explain LRU replacement algorithm.	(04 Marks)					

6	a.	Explain the different mapping functions used in cache memory.	(12 Marks)
	b.	What is replacement policy? Explain LRU replacement algorithm.	(04 Marks)
		Explain memory interleaving with necessary diagram.	(04 Marks)

#### Module-4

- Perform the following operations on the 5-bit signed numbers using 2's complement representation system:
  - (-10) + (-13)i)
  - (-10) (+4)ii)
  - (-3) + (-8)iii)
  - (10 Marks) (-10) - (+7)iv)
  - b. In a carry look ahead addition, explain the generate Gi and propagate Pi functions for stage i. Using this design explain 4 bit carry look ahead adder. (10 Marks)

#### OR

Perform the signed multiplication of numbers +13 and -6 using booth multiplication and bit 8 pair recording method. List the tables used. (10 Marks)

Perform division of number 9 by 3(9 ÷ 3) using the restoring division algorithm. Write the b. (10 Marks) steps of algorithm used.

### Module-5

Draw and explain multiple bus organization. Explain its advantages. (10 Marks) 9 Write and explain the control sequence for execution of an unconditional branch instruction. b.

(10 Marks)

#### OR

Draw the block diagram of the control unit organization and describe. (10 Marks) 10

Explain basic idea of instruction pipelining. (10 Marks)