Measured RTL simulation — identical traces and memory model
No FPGA timing or power measurement implied