



Design Rule Verification Report

Date: 2019-02-20
Time: 6:25:45 PM
Elapsed Time: 00:00:01
Filename: [C:\Users\Santhosh Nagendran\Desktop\ESHD\EECE8010_Template \(2-26-2018 11-03-01 AM\)\Layout\Template.PcbDoc](#)

Warnings: 0
Rule Violations: 0

Summary

Warnings	Count
Total	0

Rule Violations	Count
Clearance Constraint (Gap=5mil)_(All)_(All)	0
Short-Circuit Constraint (Allowed=No)_(All)_(All)	0
Un-Routed Net Constraint (. (All)_)	0
Modified Polygon (Allow modified: No)_(Allow shelved: No)	0
Width Constraint (Min=10mil)_(Max=10mil)_(Preferred=10mil)_(All)	0
Power Plane Connect Rule(Relief Connect)_(Expansion=20mil)_(Conductor Width=10mil)_(Air Gap=10mil)_(Entries=4)_(All)	0
Minimum Annular Ring (Minimum=10mil)_(All)	0
Hole Size Constraint (Min=20mil)_(Max=150mil)_(All)	0
Hole To Hole Clearance (Gap=10mil)_(All)_(All)	0
Minimum Solder Mask Sliver (Gap=3mil)_(All)_(All)	0
Silk To Solder Mask (Clearance=10mil)_(IsPad)_(All)	0
Silk to Silk (Clearance=10mil)_(All)_(All)	0
Net Antennae (Tolerance=0mil)_(All)	0

Height Constraint (Min=0mil)_(Max=1000mil)_(Prefered=500mil)_(All).	0
Silk_primitive without silk layer	0
Total	0