

14-Stage Binary Ripple Counter / Divider with Oscillator in bare die form

Rev 1.0 26/11/17

Description

The 74HC4060 is produced on a 2.5µm 5V CMOS process with high speed LSTTL performance combined with CMOS low power consumption. The device consists of 14 master—slave flip—flops & an oscillator with frequency controlled either by crystal or by external RC circuit. Each flip—flop output feeds the next where each output frequency is half the preceding one. A high-to-low transition on the clock input increments the counter. The active—high Reset is asynchronous & disables the oscillator for low standby power consumption. Ten kinds of divided output are provided; 4 to 10 & 12 to 14 stage inclusive. Maximum division available at Q12 is 1/16384 of oscillator frequency.

Ordering Information

The following part suffixes apply:

No suffix - MIL-STD-883 /2010B Visual Inspection

For High Reliability versions of this product please see <u>54HC4060</u>


Supply Formats:

- Default Die in Waffle Pack (100 per tray capacity)
- Sawn Wafer on Tape On request
- Unsawn Wafer On request
- Die Thickness <> 350µm(14 Mils) On request
- Assembled into Ceramic Package On request

Features:

- Output Drive Capability: 10 LSTTL Loads
- Low Input Current: 1µA
- Outputs directly interface CMOS, NMOS and TTL
- Operating Voltage Range: 2V to 6V
- CMOS High Noise Immunity
- Function compatible with CD4060B.

Die Dimensions in µm (mils)



Mechanical Specification


| Die Size (Unsawn) | 1610 x 1610 63 x 63 | μm mils |
|------------------------|----------------------------|------------|
| Minimum Bond Pad Size | 110 x 110 4 x 4 | µm mils |
| Die Thickness | 350 (±20) 13.78 (±0.79) | μm mils |
| Top Metal Composition | Al 1%Si 1.1μ | m |
| Back Metal Composition | N/A – Bare S | Si |






Rev 1.0 26/11/17

Pad Layout and Functions



Logic Diagram



| PAD | FUNCTION | COORDIN | ATES (mm) | |
|-----|----------------------|----------------------------|-----------|--|
| | TONCTION | X | Y | |
| 1 | Q12 | 0.610 | 1.350 | |
| 2 | Q13 | 0.190 | 1.140 | |
| 3 | Q14 | 0.190 | 0.970 | |
| 4 | Q6 | 0.190 | 0.790 | |
| 5 | Q5 | 0.190 | 0.620 | |
| 6 | Q7 | 0.190 | 0.440 | |
| 7 | Q4 | 0.190 | 0.270 | |
| 8 | GND | GND 0.590 | | |
| 9 | O _{SC} OUT2 | 0.950 | 0.150 | |
| 10 | O _{SC} OUT1 | O _{SC} OUT1 1.270 | | |
| 11 | O _{SC} IN | 1.310 | 0.340 | |
| 12 | MR | 1.310 | 0.650 | |
| 13 | Q9 | 1.310 | 0.860 | |
| 14 | Q8 | 1.310 | 1.050 | |
| 15 | Q10 | 1.310 | 1.220 | |
| 16 | V _{CC} | 0.880 | 1.350 | |
| CON | NECT CHIP BA | CK TO V _{cc} C | R FLOAT | |

Function Table

| CLOCK | RESET | OUTPUT STAGE |
|-------|-------|-----------------------|
| \ | L | NO CHANGE |
| ~ | L | ADVANCE TO NEXT STATE |
| Х | Н | ALL OUTPUTS ARE LOW |





Rev 1.0 26/11/17

Pad Descriptions

INPUTS

Osc IN (Pad 11)

Negative—edge triggering clock input. A high—to—low transition on this input advances the state of the counter. Osc IN may be driven by an external clock source.

CONTROL INPUTS

MR (Pad 12)

Active—high reset. A high level applied to this input asynchronously resets the counter to its zero state (forcing all Q outputs low) and disables the oscillator.

OUTPUTS

Q4—Q10, **Q12–Q14** (**Pads 7**, **5**, **4**, **6**, **13**, **15**, **1**, **2**, **3**) Active–high outputs. Each Qn output divides the Clock input frequency by 2^N. The user should note the Q1, Q2, Q3 and Q11 are not available as outputs.

Osc OUT1, Osc OUT2 (Pads 9, 10)

Oscillator outputs. These pads are used in conjunction with Osc IN and the external components to form an oscillator. When Osc IN is being driven with an external clock source, Osc OUT1 and Osc OUT2 must be left open circuited. With the crystal oscillator in RC configuration, Osc OUT2 must be left open circuited.

Absolute Maximum Ratings¹

| PARAMETER | SYMBOL | VALUE | UNIT |
|---|------------------|------------------------------|------|
| DC Supply Voltage (Referenced to GND) | V _{CC} | -0.5 to +7.0 | V |
| DC Input Voltage (Referenced to GND) | V _{IN} | -0.5 to V _{CC} +0.5 | V |
| DC Output Voltage | V _{OUT} | -0.5 to V _{CC} +0.5 | V |
| DC Input Current, per pad | I _{IN} | ±20 | mA |
| DC Output Current, per pad | I _{OUT} | ±25 | mA |
| DC V _{CC} or GND Current, per pad | I _{CC} | ±50 | mA |
| Power Dissipation in Still Air ² | P _D | 750 | mW |
| Storage Temperature Range | T _{STG} | -65 to 150 | °C |

^{1.} Operation above the absolute maximum rating may cause device failure. Operation at the absolute maximum ratings, for extended periods, may reduce device reliability. 2. Measured in plastic DIP package, results in die form are dependent on die attach and assembly method.

Recommended Operating Conditions³ (Voltages referenced to GND)

| PARAMETER | र | SYMBOL | MIN | MAX | UNITS |
|--|-----------------------------------|---------------------------------|-----------------|------|-------|
| DC Supply Voltage | V _{CC} | 2 ⁴ | 6 | V | |
| DC Input or Output Voltage | V _{IN} ,V _{OUT} | 0 | V _{CC} | V | |
| Operating Temperature Ra | T _J | 0 | +85 | °C | |
| | $V_{CC} = 2.0V$ | | 0 | 1000 | ns |
| Input Rise or Fall Times V _{CC} = 4.5 | | t _r , t _f | 0 | 500 | |
| | V _{CC} = 6.0V | | 0 | 400 | |

^{3.} This device contains protection circuitry to guard against damage due to high static voltages or electric fields. However, precautions must be taken to avoid applications of any voltage higher than maximum rated voltages to this high-impedance circuit. For proper operation, V_{IN} and V_{OUT} should be constrained to the range $GND \le (V_{IN} \text{ or } V_{OUT}) \le V_{CC}$. Unused inputs must always be tied to an appropriate logic voltage level (e.g., either GND or V_{CC}). Unused outputs must be left open.

^{4.} The oscillator is guaranteed to function at 2.5 V minimum. However, parametrics are tested at 2.0V by driving Pad 11 with an external clock source.





Rev 1.0 26/11/17

DC Electrical Characteristics (Voltages Referenced to GND)

| PARAMETER | SYMBOL | _ V _{cc} CONDITIONS | | | UNITS | | |
|--|-----------------|------------------------------|--|------|-------|-------------------------|------|
| TANAMETER | STINIBOL | ▼ CC | CONDITIONS | 25°C | 85°C | FULL RANGE ⁵ | ONTE |
| | | 2.0V | | 1.5 | 1.5 | 1.5 | |
| Minimum High-Level | V _{IH} | 3.0V | $V_{OUT} = 0.1V$ or $V_{CC} - 0.1V$ | 2.1 | 2.1 | 2.1 | V |
| Input Voltage | V IH | 4.5V | V _{CC} -0.1V I _{OUT} ≤ 20μA | 3.15 | 3.15 | 3.15 | V |
| | | 6.0V | 1 99.1 | 4.2 | 4.2 | 4.2 | |
| | | 2.0V | | 0.5 | 0.5 | 0.5 | |
| Maximum Low-Level | V _{IL} | 3.0V | $V_{OUT} = 0.1V \text{ or}$ $V_{CC} - 0.1V$ | 0.9 | 0.9 | 0.9 | V |
| Input Voltage | V IL | 4.5V | V _{CC} -0.1V I _{OUT} ≤ 20µA | 1.35 | 1.35 | 1.35 | , v |
| | | 6.0V | 1 0011 -1 | 1.8 | 1.8 | 1.8 | |
| | | 2.0V | \/ =\/ or\/ | 1.9 | 1.9 | 1.9 | |
| | | 4.5V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 20 \mu A$ | 4.4 | 4.4 | 4.4 | V |
| | | 6.0V | 1.0011 | 5.9 | 5.9 | 5.9 | |
| Minimum High-Level Output Voltage | V _{OH} | 3.0V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 2.4 \text{mA}$ | 2.48 | 2.34 | 2.34 | V |
| (Q4–Q10, Q12–Q14) | | 4.5V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $ I_{OUT} \le 4.0 \text{mA}$ | 3.98 | 3.84 | 3.84 | |
| | | 6.0V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$ | 5.48 | 5.34 | 5.34 | |
| | | 2.0V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 20 \mu A$ | 0.1 | 0.1 | 0.1 | V |
| | | 4.5V | | 0.1 | 0.1 | 0.1 | |
| | | 6.0V | | 0.1 | 0.1 | 0.1 | |
| Maximum Low-Level Output Voltage | V _{OL} | 3.0V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 2.4 \text{mA}$ | 0.26 | 0.33 | 0.33 | |
| (Q4–Q10, Q12–Q14) | | 4.5V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 4.0 \text{mA}$ | 0.26 | 0.33 | 0.33 | V |
| | | 6.0V | $V_{IN} = V_{IH} \text{ or } V_{IL}$ $\left I_{OUT} \right \le 5.2 \text{mA}$ | 0.26 | 0.33 | 0.33 | |
| | | 2.0V | V = V or CND | 1.9 | 1.9 | 1.9 | |
| | | 4.5V | $V_{IN} = V_{CC} \text{ or GND}$ $I_{OUT} \le 20 \mu A$ | 4.4 | 4.4 | 4.4 | V |
| | | 6.0V | 1.0011 = 2007 | 5.9 | 5.9 | 5.9 | |
| Minimum High-Level Output Voltage (O _{SC} OUT1, O _{SC} OUT2) | V _{OH} | 3.0V | $V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 0.7$ mA | 2.48 | 2.34 | 2.34 | |
| | | 4.5V | $V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.0$ mA | 3.98 | 3.84 | 3.84 | |
| | | 6.0V | $V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.3$ mA | 5.48 | 5.34 | 5.34 | |

5. 0°C ≤ T_J ≤ +85°C





Rev 1.0 26/11/17

DC Electrical Characteristics Continued (Voltages referenced to GND)

| PARAMETER SYMB | SYMBOL | Voc | V _{cc} CONDITIONS | | UNITS | | |
|---|-----------------|------|--|------|-------|-------------------------|--------|
| | OTHIBOL | • 66 | | 25°C | 85°C | FULL RANGE ⁵ | Oitilo |
| Maximum Low-Level Output Voltage (OscOUT1, OscOUT2) | | 2.0V | V = V or CND | 0.1 | 0.1 | 0.1 | |
| | | 4.5V | $V_{IN} = V_{CC} \text{ or GND}$ $ I_{OUT} \le 20 \mu A$ | 0.1 | 0.1 | 0.1 | V |
| | | 6.0V | 1.0011 = = 0 km : | 0.1 | 0.1 | 0.1 | |
| | V _{OL} | 3.0V | $V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 0.7$ mA | 0.26 | 0.33 | 0.33 | |
| | | 4.5V | $V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.0$ mA | 0.26 | 0.33 | 0.33 | V |
| | | 6.0V | $V_{IN} = V_{CC}$ or GND $ I_{OUT} \le 1.3$ mA | 0.26 | 0.33 | 0.33 | |
| Maximum Input Leakage Current | I _{IN} | 6.0V | V _{IN} = V _{CC} or GND | ±0.1 | ±1.0 | ±1.0 | μΑ |
| Maximum Quiescent Supply Current | I _{cc} | 6.0V | $V_{IN} = V_{CC}$ or GND, $I_{OUT} = 0\mu A$ | 4 | 80 | 80 | μA |

AC Electrical Characteristics⁶

| PARAMETER | SYMBOL | V _{cc} | CONDITIONS | | LIMIT | S | UNITS |
|---|-------------------------------------|---------------------------|------------------------------------|------|-------|-------------------------|---------|
| | OTMBOL | T _{CC} GONDINONO | CONDITIONS | 25°C | 85°C | FULL RANGE ⁵ | ONTIO |
| Maximum Clock | | 2.0V | | 6 | 9 | 9 | |
| Frequency | f | 3.0V | C _L = 50pF, | 10 | 14 | 14 | MHz |
| (50% Duty Cycle) | f _{max} | 4.5V | $t_r = t_f = 6$ ns | 30 | 28 | 28 | IVII IZ |
| (Figure 1,4) | | 6.0V | | 50 | 45 | 45 | |
| | | 2.0V | | 300 | 375 | 375 | ns |
| Maximum Propagation Delay, O _{SC} IN to Q4 ⁷ | t t | 3.0V | $C_L = 50pF,$ $t_r = t_f = 6ns$ | 180 | 200 | 200 | |
| (Figure 1,4) | t _{PLH} , t _{PHL} | 4.5V | | 60 | 75 | 75 | |
| (0 , , | | 6.0V | | 51 | 64 | 64 | |
| | | 2.0V | | 500 | 750 | 750 | ns |
| Maximum Propagation Delay, O _{SC} IN to Q14 ⁷ | tt | 3.0V | C _L = 50pF, | 350 | 450 | 450 | |
| (Figure 1,4) | t _{PLH} , t _{PHL} | 4.5V | $t_r = t_f = 6$ ns | 250 | 275 | 275 | 115 |
| (0 , , | | 6.0V | | 200 | 220 | 220 | |
| | | 2.0V | | 195 | 245 | 245 | ns |
| Maximum Propagation | t | 3.0V | C _L = 50pF, | 75 | 100 | 100 | |
| Delay, Reset to any Q (Figure 2,4) | t _{PHL} | 4.5V | $t_r = t_f = 6$ ns | 39 | 49 | 49 | |
| | | 6.0V | | 33 | 42 | 42 | |

^{6.} Not production tested in die form, characterized by chip design and tested in package.

 V_{CC} = 2.0 V: t_P = [93.7 + 59.3 (n–1)] ns V_{CC} = 4.5 V: t_P = [30.25 + 14.6 (n–1)] ns

 V_{CC} = 3.0 V: t_P = [61.5+ 34.4 (n-1)] ns

 $V_{CC} = 6.0 \text{ V: } t_P = [24.4 + 12 (n-1)] \text{ ns}$



^{7.} For T_J = 25°C and C_L = 50 pF, typical propagation delay from Clock to other Q outputs may be calculated with the following equations:



AC Electrical Characteristics continued⁶

Rev 1.0 26/11/17

| PARAMETER | SYMBOL | V _{cc} CONDITIONS | CONDITIONS | | UNITS | | |
|---|-------------------------------------|----------------------------|--|---------|-------|-------------------------|--------|
| | OTMBOL | ₩66 | CONDITIONS | 25°C | 85°C | FULL RANGE ⁵ | Oiiiio |
| | | 2.0V | | 75 | 95 | 95 | |
| Maximum Propagation Delay, Qn to Qn+1 | t _{PLH} , t _{PHL} | 3.0V | $C_L = 50pF,$ | 60 | 75 | 75 | ns |
| (Figure 3,4) | PLH, PHL | 4.5V | $t_r = t_f = 6$ ns | 15 | 19 | 19 | IIS |
| , , | | 6.0V | | 13 | 16 | 16 | |
| Maximum Output | | 2.0V | $C_L = 50 pF,$ $t_r = t_f = 6 ns$ | 75 | 95 | 95 | ns |
| Transition Time, | t _{TLH} , t _{THL} | 3.0V | | 27 | 32 | 32 | |
| any output | | 4.5V | | 15 | 19 | 19 | |
| (Figure 1,4) | | 6.0V | | 13 | 16 | 16 | |
| Maximum Input Capacitance | C _{IN} | - | - | 10 | 10 | 10 | pF |
| Power Dissipation Capacitance ⁸ | C _{PD} - | | T _A = 25°C, V _{CC} = 5.0V | TYPICAL | | | pF |
| | | | | 35 | | | |

^{8.} Used to determine the no-load dynamic power consumption: $P_D = C_{PD} V_{CC}^2 f + I_{CC} V_{CC}$

Timing Requirements⁶

| PARAMETER | SYMBOL | V _{cc} CONDITION | CONDITIONS | | LIMIT | S | UNITS |
|--------------------------------------|--------------------------------|---------------------------|--------------------|------|-------|-------------------------|-------|
| | OTHIDOL | • 66 | CONDITIONS | 25°C | 85°C | FULL RANGE ⁵ | |
| Minimum Recovery | | 2.0V | | 100 | 125 | 125 | |
| Time, Reset Inactive to | t _{rec} | 3.0V | $t_r = t_f = 6$ ns | 75 | 100 | 100 | ns |
| Clock | rec | 4.5V | प प जाउ | 20 | 25 | 25 | 110 |
| (Figure 2) | | 6.0V | | 17 | 21 | 21 | |
| | | 2.0V | | 75 | 95 | 95 | |
| Minimum Pulse Width, Clock | t _w | 3.0V | $t_r = t_f = 6$ ns | 27 | 32 | 32 | ns |
| (Figure 1) | | 4.5V | | 15 | 19 | 19 | |
| | | 6.0V | | 13 | 16 | 16 | |
| | | 2.0V | $t_r = t_f = 6$ ns | 75 | 95 | 95 | ns |
| Minimum Pulse Width, Reset | t _w | 3.0V | | 27 | 32 | 32 | |
| (Figure 2) | -w | 4.5V | ή ή στισ | 15 | 19 | 19 | 1.0 |
| | | 6.0V | | 13 | 16 | 16 | |
| | | 2.0V | | 1000 | 1000 | 1000 | ns |
| Maximum Input Rise and Fall Times | t _{r,} t _f | 3.0V | $t_r = t_f = 6$ ns | 800 | 800 | 800 | |
| (Figure 1) | प, प | 4.5V | η η – 0113 | 500 | 500 | 500 | |
| | | 6.0V | | 400 | 400 | 400 | |





Rev 1.0 26/11/17

Switching Waveforms




Figure 1 – Input to Output Propagation Delay & Timing




Figure 2 - Reset Timing

Test Circuit





Figure 3 – Ripple output timing



* Includes all probe and jig capacitance

Figure 4 - Test Setup

DISCLAIMER: The information given in this document shall in no event be regarded as a guarantee of conditions or characteristics. With respect to any examples or hints given herein, any typical values stated herein and/or any information regarding the application of the device, Silicon Supplies Ltd hereby disclaims any and all warranties and liabilities of any kind.

LIFE SUPPORT POLICY: Silicon Supplies Ltd components may be used in life support devices or systems only with the express written approval of Silicon Supplies Ltd, if a failure of such components can reasonably be expected to cause the failure of that life support device or system or to affect the safety or effectiveness of that device or system. Life support devices or systems are intended to be implanted in the human body or to support and/or maintain and sustain and/or protect human life. If they fail, it is reasonable to assume that the health of the user or other persons may be endangered.

