
Today

- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Simple Memory System Example


Addressing

- 14-bit virtual addresses
- 12-bit physical address
- Page size = 64 bytes



Simple Memory System TLB

- 16 entries
- 4-way associative



VPN = 0b1101 = 0x0D

Translation Lookaside Buffer (TLB)

Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	-	0	07	02	1
1	03	2D	1	02	_	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0


Simple Memory System Page Table

Only showing the first 16 entries (out of 256)

VPN	PPN	Valid
00	28	1
01	-	0
02	33	1
03	02	1
04	_	0
05	16	1
06	_	0
07	_	0

VPN	PPN	Valid
08	13	1
09	17	1
0A	09	1
ОВ	-	0
OC	-	0
0D	2D	1
0E	11	1
OF	0D	1

 $0x0D \rightarrow 0x2D$



Simple Memory System Cache

- 16 lines, 4-byte cache line size
- Physically addressed

Direct mapped

V[0b00001101101001] = V[0x369]P[0b101101101001] = P[0xB69] = 0x15


•	•		e t –		<u> </u>			¢ı —	\rightarrow	← c	o →
11	10	9	8	7	6	5	4	3	2	1	8
1	0	1	1	0	1	1	0	1	0	0	1
← PPN → PPO →											

Idx	Tag	Valid	<i>B0</i>	B1	B2	B3
0	19	1	99	11	23	11
1	15	0	I	-	-	-
2	1B	1	00	02	04	08
3	36	0	-	-	-	-
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03

ldx	Tag	Valid	<i>B0</i>	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	I	-	_	_
Α	2D	1	93	15	DA	3B
В	0B	0	-	-	_	_
С	12	0	_	_	_	_
D	16	1	04	96	34	15
Е	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Address Translation Example

Virtual Address: 0x03D4



VPN **0x0F**

TLBI 0x3 TLBT 0x03


TLB Hit? Y Page Fault? N

PPN: 0x0D

TLB


Set	Tag	PPN	Valid									
0	03	_	0	09	0D	1	00	_	0	07	02	1
1	03	2D	1	02	-	0	04	_	0	0A	_	0
2	02	_	0	08	_	0	06	_	0	03	_	0
3	07	_	0	03	0D	1	0A	34	1	02	_	0

Physical Address



Address Translation Example

Physical Address



Cache


CO 0

Idx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	-	-	_	_
2	1B	1	00	02	04	08
3	36	0	_	_	_	_
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03


Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	-	_	-	_
Α	2D	1	93	15	DA	3B
В	0B	0	-	_	_	_
С	12	0	_	_	_	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Address Translation Example: TLB/Cache Miss

Virtual Address: 0x0020



Physical Address



Page table

rage table								
VPN	PPN	Valid						
00	28	1						
01	1	0						
02	33	1						
03	02	1						
04	_	0						
05	16	1						
06	_	0						
07	_	0						

Bryant and O'Hallaron, Computer Systems: A Programmer's Perspective, Third Edition


Address Translation Example: TLB/Cache Miss

Cache

ldx	Tag	Valid	В0	B1	B2	В3
0	19	1	99	11	23	11
1	15	0	_	_	_	_
2	1B	1	00	02	04	08
3	36	0	_	_	_	_
4	32	1	43	6D	8F	09
5	0D	1	36	72	F0	1D
6	31	0	_	_	_	_
7	16	1	11	C2	DF	03

Idx	Tag	Valid	В0	B1	B2	В3
8	24	1	3A	00	51	89
9	2D	0	-	-	-	-
Α	2D	1	93	15	DA	3B
В	0B	0	-	_	_	_
С	12	0	-	-	_	-
D	16	1	04	96	34	15
E	13	1	83	77	1B	D3
F	14	0	_	_	_	_

Physical Address



· 8

Virtual Memory Exam Question

Problem 5. (10 points):


Assume a System that has

- 1. A two way set associative TLB
- 2. A TLB with 8 total entries
- 3. 2⁸ byte page size
- 4. 2¹⁶ bytes of virtual memory
- 5. one (or more) boats

TLB				
Index	Tag	PPN	Valid	
0	0x13	0x30	1	
	0x34	0x58	0	
1	0x1F	0x80	0	
	0x2A	0x72	1	
2	0x1F	0x95	1	
	0x20	0xAA	0	
3	0x3F	0x20	1	
	0x3E	0xFF	0	



He	t ne	Einary
Ò	0	0000
0 1 2 3 4 5 6	1	0001
2	1 2 3 4 5 6	0010
3	3	0011
4	4	0100
5	5	0101
6	6	0110
7		0111
8	8	1000
9	9	1001
Α	10	1010
В	11	1011
B	12	1100
D	13	1101
E	14	1110
F	15	1111



A. Use the TLB to fill in the table. Strike out anything that you don't have enough information to fill in.

Virtual Address	Physical Address
0x7E85	0x9585
0xD301	
0x4C20	0x3020
0xD040	
	0x5830

0x7E85 = 0x0111111010000101

TLBT = 0x1F

Exam: http://www.cs.cmu.edu/~213/oldexams/exam2b-s11.pdf (solution)

 $0x7E85 \rightarrow 0x9585$

Quiz Time!

Check out:


https://canvas.cmu.edu/courses/10968

Today


- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Intel Core i7 Memory System


Processor package



End-to-end Core i7 Address Translation



Core i7 Level 1-3 Page Table Entries



Available for OS (page table location on disk)	P=0	

Each entry references a 4K child page table. Significant fields:

P: Child page table present in physical memory (1) or not (0).

R/W: Read-only or read-write access access permission for all reachable pages.

U/S: user or supervisor (kernel) mode access permission for all reachable pages.

WT: Write-through or write-back cache policy for the child page table.


A: Reference bit (set by MMU on reads and writes, cleared by software).

PS: Page size either 4 KB or 4 MB (defined for Level 1 PTEs only).

Page table physical base address: 40 most significant bits of physical page table address (forces page tables to be 4KB aligned)

XD: Disable or enable instruction fetches from all pages reachable from this PTE.

Core i7 Level 4 Page Table Entries



Available for OS (page location on disk)	P=0	

Each entry references a 4K child page. Significant fields:

P: Child page is present in memory (1) or not (0)

R/W: Read-only or read-write access permission for child page

U/S: User or supervisor mode access

WT: Write-through or write-back cache policy for this page


A: Reference bit (set by MMU on reads and writes, cleared by software)

D: Dirty bit (set by MMU on writes, cleared by software)


Page physical base address: 40 most significant bits of physical page address (forces pages to be 4KB aligned)

XD: Disable or enable instruction fetches from this page.

Core i7 Page Table Translation




Cute Trick for Speeding Up L1 Access




Observation

- Bits that determine CI identical in virtual and physical address
- Can index into cache while address translation taking place
- Generally we hit in TLB, so PPN bits (CT bits) available next
- "Virtually indexed, physically tagged"
- Cache carefully sized to make this possible


Virtual Address Space of a Linux Process



Linux Organizes VM as Collection of "Areas"



Linux Page Fault Handling



Today


- Simple memory system example
- Case study: Core i7/Linux memory system
- Memory mapping

Memory Mapping


- VM areas initialized by associating them with disk objects.
 - Called memory mapping
- Area can be backed by (i.e., get its initial values from):
 - Regular file on disk (e.g., an executable object file)
 - Initial page bytes come from a section of a file
 - Anonymous file (e.g., nothing)
 - First fault will allocate a physical page full of 0's (demand-zero page)
 - Once the page is written to (dirtied), it is like any other page
- Dirty pages are copied back and forth between memory and a special swap file.

Review: Memory Management & Protection

Code and data can be isolated or shared among processes




Sharing Revisited: Shared Objects




Process 1 maps the shared object (on disk).

Sharing Revisited: Shared Objects



- Process 2 maps the same shared object.
- Notice how the virtual addresses can be different.
- But, difference must be multiple of page size


Sharing Revisited: Private Copy-on-write (COW) Objects



- Two processes mapping a private copy-on-write (COW) object
- Area flagged as private copy-onwrite
- PTEs in private areas are flagged as read-only

copy-on-write object

Sharing Revisited: Private Copy-on-write (COW) Objects



- Instruction writing to private page triggers protection fault.
- Handler creates new R/W page.
- Instruction restarts upon handler return.
- Copying deferred as long as possible!

Finding Shareable Pages

Kernel Same-Page Merging

- OS scans through all of physical memory, looking for duplicate pages
- When found, merge into single copy, marked as copy-on-write
- Implemented in Linux kernel in 2009
- Limited to pages marked as likely candidates
- Especially useful when processor running many virtual machines