

# Design Project - Discrete ADC

Hamza Amar, Santiago Fuentes, Rhenaldi Wijaya; Group 14

|       |  |
|-------|--|
|       | Contents   |
| I     | Introduction                                       |
| I-A   | Objectives . . . . .                               |
| II    | System architecture                                |
| III   | Detail design                                      |
| III-A | XADC subsystem . . . . .                           |
| III-B | PWM Ramp ADC . . . . .                             |
| III-C | R2R Ladder ADC . . . . .                           |
| III-D | Successive Approximation Algorithm (SAR) . . . . . |
| IV    | Implementation                                     |
| V     | Testing and Verification                           |
| VI    | AI Use   |
| VII   | Lessons learned                                    |
| VIII  | Conclusion   |
|       | Appendix A: Team contributions                     |
| A-A   | Amar, Hamza . . . . .                              |
| A-B   | Fuentes, Santiago . . . . .                        |
| A-C   | Wijaya, Rhenaldi . . . . .                         |
|       | Appendix B: Figures & Full RTL Code                |
| B-A   | Figures . . . . .                                  |
| B-B   | SystemVerilog (RTL) . . . . .                      |

## I. Introduction

The goal of the design project was to test all the FPGA design topics seen in class, such as, Analog-to-Digital converters (ADCs), PWM systems, as well, as R2R circuits with hierarchical design in mind using the Digilent Basys3 FPGA board.

### A. Objectives

- 1      The main objectives of the final project which  
1      entail around a 95% tier in the project:
- Create a menu and display system to change the values printed in the 7-segment display in the board.
  - Reference the XADC subsystem that displays average and scaled values.
  - Use a discrete PWM ramp and R2R ADC subsystem.
  - Design and create a Successive Approximation Algorithm (SAR) for both the PWM and R2R circuits as an FSM.
  - Final RTL design with a max to clock frequency of 200 MHZ while meeting timing.

### II. System architecture

3      Our system is based on the required hierarchical organization common and mostly necessary in FPGA design.

3      We divided our Top Module into multiple submodules which are the XADC, PWM, R2R subsystems each of these encompass the required components, combinational logic, and connections, that make these subsystems work. Furthermore, we have the 7-segment display modules, as well as, the MUX4 and DP MUX, which let the user select between the different outputs each of the subsystems print in the display, see Figure 1.

The circuit design is divided into the PWM comparator circuit and the R2R ladder circuit which its main requirement is to compare the data signals coming from the Basys3 board that get displayed into values displayed based on the changes of the voltage due to the potentiometer see Figure 2.

The design allows the user to select into the following different outputs values.

### III. Detail design

#### A. XADC subsystem

This module serves as a measurement tool in the XADC IP code using channel 15 in the PMOD pins of N2/N1 in this design, it operates in continuous sampling mode.

The raw output undergoes an additional averaging using a custom module extending the resolution of the output to 16 bits. Furthermore, we decided to use the following formula

$$mV = (\text{ave\_data} \cdot 3300) \gg 16 \quad (1)$$

with scaling factor of 16 to scale the RAW value to decimal volts value. A rising edge signal is used to enable the averager correctly. It has hexadecimal, scaled and averaged outputs thanks to the multiplexer.

#### B. PWM Ramp ADC

The PWM ramp ADC adds an 8-bit analog-to-digital conversion using a pulse-width modulation module in complementation with the Sawtooth generator that creates a ramping duty cycle from 0 to 255 shown in the oscilloscope. The external comparator compares the input voltage versus the ramp voltage using an edge detector to indicate the moment the ramp crosses the input, allowing the capture of the raw ADC result.

With averaging, the effective update rate is approximately 1.56 updates per second.

#### C. R2R Ladder ADC

Working similarly to the PWM module, the R2R as its name suggests it uses a resistor ladder for the digital-to-analog conversion. The same sawtooth module generates the 8-bit counter values that drive the external resistor. Compared to the PWM it has faster settling times, and it can work without the low pass filter.

The conversion principle remains identical to the PWM implementation: the comparator falling edge triggers capture of the current counter value.

#### D. Successive Approximation Algorithm (SAR)

The SAR ADC algorithm is implemented as a replacement of the ramp method by performing a binary search across the 8-bit range generated using fewer comparisons to complete a full conversion.

The seven-state FSM, see Figure 4, is used to represent the algorithm with the following states (IDLE, INIT, WAIT\_SETTLE, COMPARE, DECIDE, NEXT\_BIT, DONE).

Starting from the MSB, each bit is set to 1, and comparing the results after waiting for the PWM and the R2R circuits. If the voltage input is larger than the voltage of the DAC the bit is clear if not it remains. After all the bit testing is done, the final result is output with a conversion pulse.

The SAR, also has a switch detection logic to compare the two modes, with and without the SAR, as well as having auto-restart logic for continuous sampling.

### IV. Implementation

The design created had a successful implementation with a positive WNS of 3.159, see Figure 3, of in the final synthesis with the higher input frequency setting than normal of 200 MHz.

Given a user clock period of  $T_{\text{user}} = 10.00 \text{ ns}$  and the worst negative slack of  $\text{WNS} = 3.159 \text{ ns}$  as previously mentioned, the achievable period is:

$$T_{\text{achievable}} = T_{\text{user}} - \text{WNS} = 10.00 - 3.159 = 6.841 \text{ ns}. \quad (2)$$

Thus, the maximum clock frequency is:

$$f_{\text{max}}(\text{MHz}) = \frac{1000}{T_{\text{achievable}}(\text{ns})} = \frac{1000}{6.841} \approx 146.18 \text{ MHz}. \quad (3)$$

### V. Testing and Verification

For the testing and validation of the FPGA design and comparator circuit. Mostly in terms of creating the final breadboard circuit we tested the connections by using the oscilloscope and the multimeter by analyzing graph patterns, reading voltage signals and measuring current.

In contrast, the way we ended up testing the RTL code against, we used a more crude organic approach, instead of using test bench

files or something similar we used real time testing by making changes in the RTL code and synthesizing right way this was possible to do to the great performance of Vivado in a Fedora Linux machine, as well as, performance settings, this greatly reduced the generation to less than 10 minutes.

This type of testing was only possible due to the specific circumstances of the design, this approach should be reevaluated in future work closer to actual industry practices.

## VI. AI Use

The AI tools in the project used were Claude and ChatGPT.

For the design portion of the RTL code and the circuit AI was used in help with debugging, clarifying questions, and creating some structure of the modules not provided. All code generated was tested, fixed and verified its functionality before committing to it.

Although, it was really useful to explain and clarify topics, in terms of implementations of RTL code it was more lackluster, requiring reviewing each code line manually making sure its functionality.

Furthermore, in terms of writing it was used for outline and explanations, as well as, fixing grammar, all writing was created by hand and verified.

## VII. Lessons learned

The main things to take about this project is the importance of the hierarchical design, that used in different coding practices, is fundamental for HDLs.

Our approach of starting the RTL design from the top module down into other modules was the correct design since it made the code more organized, easier to debug, and maintain.

In the other hand, something to think retrospectively is our incorrect approach in testing by utilizing actual proper industry practices by using test benches and other tools, our development times, errors and mistakes could have been mitigated.

## VIII. Conclusion

In summary, our team was able to complete the final project design up to the 100% eligible bracket by finishing all the required modules of R2R ladder and PWM including the SAR algorithm, with the correct output values in the R2R and PWM ramp modes, as well as, correct comparisons using the SAR algorithm. Furthermore, our design optimization and efficiency was able to allow higher than normal speeds with still a positive WNS.

## Appendix A Team contributions

### A. Amar, Hamza

This team member worked mostly on the design & organization of the project in Vivado, RTL code creation and verification, as well as, code testing, debugging.

### B. Fuentes, Santiago

This team member did RTL code testing and verification, as well as, writing, formatting and finishing the final report of the project.

### C. Wijaya, Rhenaldi

This team member did RTL code creation and verification, code testing and debugging, as well as, design and testing the breadboard prototype circuit.

## Appendix B Figures & Full RTL Code

### A. Figures






Fig. 1. Top-level RTL schematic.



(a) Connections close-up



(b) Breadboard overview

Fig. 2. Prototype wiring and breadboard implementation.

| Design Runs                |             |   |     |       |       |       |       |       |             |               |             |           |                 |       |      |        |        |        |       |
|----------------------------|-------------|---|-----|-------|-------|-------|-------|-------|-------------|---------------|-------------|-----------|-----------------|-------|------|--------|--------|--------|-------|
| Name                       | Constraints | Status  | WNS | TNS   | WH5   | THS   | WBSS  | TPWS  | Total Power | Failed Routes | Methodology | RQA Score | QoR Suggestions | LUT   | FF   | BRAM   | URAM   | DSP    | Start |
| ✓ synth_1 (active)         | constrs_1   | synth_design Complete!                                |     | 3.159 | 0.000 | 0.010 | 0.000 | 0.000 | 0.102       | 0             | 25 Warn     |           |                 | 12.66 | 11.1 | 0.00 % | 0.00 % | 3.33 % | 11/2  |
| ✓ impl_1                   | constrs_1   | write_bitstream Complete!                             |     |       |       |       |       |       |             |               |             |           |                 | 12.59 | 11.8 | 0.00 % | 0.00 % | 3.33 % | 11/2  |
| Out-of-Context Module Runs |             | xadc_wiz_0_synth_1 xadc_wiz_0 Using cached IP results |     |       |       |       |       |       |             |               |             |           |                 | 0.000 | 0.00 | 0.00 % | 0.00 % | 0.00 % | 11/2  |
| ✓ xadc_wiz_0_synth_1       | xadc_wiz_0  | clk_wiz_0_synth_1 clk_wiz_0 synth_design Complete!    |     |       |       |       |       |       |             |               |             |           |                 |       |      |        |        |        | 11/2  |

Fig. 3. Vivado timing summary (WNS) table.




Fig. 4. SAR ADC finite state machine (FSM) diagram.

## B. SystemVerilog (RTL)

Listing 1. abc\_subsystem.sv

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Company:
4 // Engineer:
5 //
6 // Create Date: 10/15/2025 03:26:06 PM
7 // Design Name:
8 // Module Name: adc_subsystem
9
10
11 module adc_subsystem (
12     input logic clk,
13     input logic reset,
14     input vauxp15, // Analog input (positive) - connect to JXAC4:N2 PMOD pin (XADC4)
15     input vauxn15, // Analog input (negative) - connect to JXAC10:N1 PMOD pin (XADC4)
16     output logic [15:0] data_out,
17     output logic [15:0] scaled_adc_data,
18     output logic [15:0] ave_data
19 );
20     logic ready; // Data ready from XADC
21     logic ready_r, ready_pulse;
22     logic [31:0] scaled_adc_data_temp; // Scaled ADC data for display
23     logic [6:0] daddr_in; // XADC address
24     logic enable; // XADC enable
  
```

```

25 logic eos_out; // End of sequence
26 logic busy_out; // XADC busy signal
27
28 // Constants
29 localparam CHANNEL_ADDR = 7'h1f; // XA4/AD15 (for XADC4)
30 // XADC Instantiation
31 xadc_wiz_0 XADC_INST (
32     .di_in(16'h0000), // Not used for reading
33     .daddr_in(CHANNEL_ADDR), // Channel address
34     .den_in(enable), // Enable signal
35     .dwe_in(1'b0), // Not writing, so set to 0
36     .drdy_out(ready), // Data ready signal (when high, ADC data is valid)
37     .do_out(data_out), // ADC data output
38     .dclk_in(clk), // Use system clock
39     .reset_in(reset), // Active-high reset
40     .vp_in(1'b0), // Not used, leave disconnected
41     .vn_in(1'b0), // Not used, leave disconnected
42     .vauxp15(vauxp15), // Auxiliary analog input (positive)
43     .vauxn15(vauxn15), // Auxiliary analog input (negative)
44     .channel_out(), // Current channel being converted
45     .eoc_out(enable), // End of conversion
46     .alarm_out(), // Not used
47     .eos_out(eos_out), // End of sequence
48     .busy_out(busy_out) // XADC busy signal
49 );
50 averager
51 #( .power(12), //2**N samples, default is 2**8 = 256 samples
52     .N(16) // # of bits to take the average of
53 )
54 AVERAGER
55 ( .reset(reset),
56     .clk(clk),
57     .EN(ready_pulse),
58     .Din(data_out),
59     .Q(ave_data)
60 );
61
62 always_ff @(posedge clk) begin
63     if (reset) begin
64         scaled_adc_data <= 0;
65         scaled_adc_data_temp <= 0;
66     end
67     else if (ready_pulse) begin
68         // Calculation: This scales FFFFh to 270Fh (i.e. 9999d)
69         // mVolts = ave_data/(2^16 - 1) * 9999 = ave_data * 0.152575
70         // mVolts ~ ave_data * 1250/2^13 = (ave_data) * 1250 >> 13
71         // NOTE: The 7-seg display will display in millivolts,
72         // i.e. 9999 is 0.9999 V or 999.9 mV
73         // place the decimal point in the correct place!
74 // scaled_adc_data <= (ave_data*9999) >> 16; // was scaled_adc_data_temp
75     scaled_adc_data_temp <= {16'd0, ave_data} * 32'd3300;
76     scaled_adc_data <= scaled_adc_data_temp[31:16];
77     //scaled_adc_data <= scaled_adc_data_temp; // additional register facilitates pipelining
78     end // for higher clock frequencies
79 end
80     // added these 3 lines for the pulser
81 always_ff@(posedge clk)
82     if (reset)
83         ready_r <= 0;
84     else
85         ready_r <= ready;
86
87 assign ready_pulse = ~ready_r & ready; // generate 1-clk pulse when ready goes high

```

88

89 endmodule

**Listing 2.** averager.sv

```
1 module averager
2     #(parameter int
3         power = 8, // 2**N samples, default is 2**8 = 256 samples
4         N = 12) // # of bits to take the average of
5     (
6         input logic clk,
7         reset,
8         EN,
9         input logic [N-1:0] Din, // input to averager
10        output logic [N-1:0] Q // N-bit moving average
11    );
12
13    logic [N-1:0] REG_ARRAY [2**power:1];
14    logic [power+N-1:0] sum;
15    assign Q = sum[power+N-1:power];
16
17    always_ff @(posedge clk) begin
18        if (reset) begin
19            sum <= 0;
20            for (int j = 1; j <= 2**power; j++) begin
21                REG_ARRAY[j] <= 0;
22            end
23        end
24        else if (EN) begin
25            sum <= sum + Din - REG_ARRAY[2**power];
26            for (int j = 2**power; j > 1; j--) begin
27                REG_ARRAY[j] <= REG_ARRAY[j-1];
28            end
29            REG_ARRAY[1] <= Din;
30        end
31    end
32 endmodule
```

**Listing 3. bin\_to\_bcd.sv**

```
1 // This module was written by Claude 3.5 Sonnet, through several debugging
2 // iterations with Denis Onen.
3 // For ENEL 453, you do not have to know the double dabble algorithm used in
4 // this module. However, you should know how to manually convert binary to
5 // BCD, and BCD to binary (i.e. on paper).
6 ///////////////////////////////////////////////////////////////////
7
8 // Claude 3rd attempt, works!!
9 ///////////////////////////////////////////////////////////////////
10 // Module Name: bin_to_bcd
11 //
12 // Description:
13 // This module converts a 16-bit binary input to a 16-bit BCD (Binary-Coded Decimal) output.
14 // It uses the Double Dabble algorithm to perform the conversion over 17 clock cycles.
15 // The module can handle binary inputs up to 9999 (decimal). For inputs greater than 9999,
16 // it outputs an error code (0xEEEE) to indicate overflow.
17 //
18 // Inputs:
19 // - bin_in : 16-bit binary input to be converted
20 // - clk : System clock
21 // - reset : Active-high synchronous reset
22 //
23 // Outputs:
24 // - bcd_out : 16-bit BCD output (4 digits, 4 bits each)
25 //
26 // Internal Signals:
27 // - scratch : 32-bit register used for the Double Dabble algorithm
28 // - clkcnt : 5-bit counter to track the conversion process (0-17)
29 // - ready : Indicates when the conversion is complete and output is valid
30 // - overflow_error: Indicates when the input exceeds 9999
31 //
32 // Operation:
33 // 1. On reset, all registers are cleared and the module is set to ready state.
34 // 2. When a new binary input is received, the conversion process begins:
35 // - The input is loaded into the least significant 16 bits of the scratch register.
36 // - Over the next 16 clock cycles, the Double Dabble algorithm is applied.
37 // - On the 17th cycle, the final BCD result is latched to the output.
38 // 3. If the input exceeds 9999, an error code (0xEEEE) is immediately output.
39 //
40 // Note: This module requires 17 clock cycles to complete a conversion for valid inputs.
41 // The 'ready' signal can be used to determine when the output is valid.
42 ///////////////////////////////////////////////////////////////////
43 module bin_to_bcd(
44     input logic [15:0] bin_in,
45     output logic [15:0] bcd_out,
46     input logic clk,
47     input logic reset
48 );
49
50     logic [31:0] scratch, next_scratch;
51     logic [4:0] clkcnt, next_clkcnt;
52     logic ready, next_ready,overflow_error;
53     logic [15:0] next_bcd_out;
54
55     always_ff @(posedge clk) begin
56         if (reset) begin
57             scratch <= '0;
58             bcd_out <= '0;
59             ready <= 1'b1;
60             clkcnt <= '0;
61         end else begin
62             scratch <= next_scratch;
```

```

63     bcd_out <= next_bcd_out;
64     ready <= next_ready;
65     clkcnt <= next_clkcnt;
66   end
67 end
68
69 always_comb begin
70   next_scratch = scratch;
71   next_bcd_out = bcd_out;
72   next_ready = ready;
73   next_clkcnt = clkcnt;
74
75   if (bin_in > 9999) begin
76     next_bcd_out = 16'hEEEE;
77     overflow_error = 1;
78     next_ready = 1'b0;
79     next_clkcnt = '0;
80     next_scratch = '0;
81   end else begin
82     overflow_error = 0;
83     case (clkcnt)
84       5'd0: begin
85       next_scratch = {16'b0, bin_in};
86       next_clkcnt = clkcnt + 1;
87       next_ready = 1'b0;
88     end
89     5'd1, 5'd2, 5'd3, 5'd4, 5'd5, 5'd6, 5'd7, 5'd8, 5'd9, 5'd10, 5'd11, 5'd12, 5'd13, 5'd14, 5'd15, 5'd16: begin
90       // Add 3 to columns >= 5
91       if (next_scratch[31:28] >= 5) next_scratch[31:28] = next_scratch[31:28] + 3;
92       if (next_scratch[27:24] >= 5) next_scratch[27:24] = next_scratch[27:24] + 3;
93       if (next_scratch[23:20] >= 5) next_scratch[23:20] = next_scratch[23:20] + 3;
94       if (next_scratch[19:16] >= 5) next_scratch[19:16] = next_scratch[19:16] + 3;
95
96       // Shift left
97       next_scratch = {next_scratch[30:0], 1'b0};
98       next_clkcnt = clkcnt + 1;
99     end
100    5'd17: begin
101      next_bcd_out = next_scratch[31:16];
102      next_ready = 1'b1;
103      next_clkcnt = '0;
104    end
105    default: begin
106      next_clkcnt = '0;
107    end
108  endcase
109 end
110 end
111
112 endmodule

```

**Listing 4. decimal\_point\_mux.sv**

```
1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Module Name: decimal_point_mux
4 //
5 ///////////////////////////////////////////////////////////////////
6
7
8 module decimal_point_mux( input logic [1:0] select, output logic [3:0] dp
9 );
10
11    always_comb begin
12        case (select)
13            2'b00: dp = 4'b0000; // averaged ADC with extra 4 bits
14            2'b01: dp = 4'b0010; // averaged & scaled voltage (show DP)
15            2'b10: dp = 4'b0000; // raw ADC (12 bits)
16            2'b11: dp = 4'b0000;
17            default: dp = 16'h0000; // safe default (note: 4 bits, not 16)
18        endcase
19    end
20 endmodule
```

Listing 5. digit\_multiplexor.sv

```

1 //-----
2 // Module Name: digit_multiplexor
3 // Description: This module is a 4-to-1 multiplexer designed to select and
4 // output one of four 4-bit digit inputs based on a 4-bit selector
5 // signal. It is typically used in applications where multiple
6 // digits (such as those representing seconds and minutes) need to
7 // be displayed sequentially on a single display, such as in a
8 // timekeeping or stopwatch circuit.
9 //
10 // The module accepts four 4-bit inputs corresponding to individual
11 // digits of time (seconds and minutes), and a 4-bit selector input
12 // that determines which digit is routed to the output.
13 //
14 // The selector input uses a "one-hot" encoding, meaning that only
15 // one of its bits should be high ('1') at any time to select the
16 // corresponding digit:
17 //
18 // - If `selector` is 4'b0001, `sec_dig1` (seconds digit) is selected.
19 // - If `selector` is 4'b0010, `sec_dig2` (tens of seconds) is selected.
20 // - If `selector` is 4'b0100, `min_dig1` (minutes digit) is selected.
21 // - If `selector` is 4'b1000, `min_dig2` (tens of minutes) is selected.
22 // - In all other cases, the output `time_digit` is set to 4'b0000.
23 //
24 // Inputs:
25 // - sec_dig1 : 4-bit input representing the seconds digit.
26 // - sec_dig2 : 4-bit input representing the tens of seconds digit.
27 // - min_dig1 : 4-bit input representing the minutes digit.
28 // - min_dig2 : 4-bit input representing the tens of minutes digit.
29 // - selector : 4-bit one-hot encoded input used to select the digit to output.
30 //
31 // Output:
32 // - time_digit : 4-bit output that carries the selected digit.
33 //
34 // Note: This module assumes that the `selector` signal is one-hot encoded. If
35 // multiple bits in `selector` are high simultaneously, the behavior is
36 // undefined and will default to outputting 4'b0000.
37 //-----
38
39 module digit_multiplexor (
40     input logic [3:0] sec_dig1,
41     input logic [3:0] sec_dig2,
42     input logic [3:0] min_dig1,
43     input logic [3:0] min_dig2,
44     input logic [3:0] selector,
45     input logic [3:0] decimal_point,
46     output logic [3:0] time_digit,
47     output logic dp_in
48 );
49
50     always_comb begin
51         case (selector)
52             4'b0001: time_digit = sec_dig1; // display seconds digit
53             4'b0010: time_digit = sec_dig2; // display tens of seconds digit
54             4'b0100: time_digit = min_dig1; // display minutes digit
55             4'b1000: time_digit = min_dig2; // display tens of minutes digit
56             default: time_digit = 4'b0000; // default case
57         endcase
58     end
59
60     always_comb begin
61         case (selector)
62             4'b0001: dp_in = decimal_point[0]; // DP right of seconds digit

```

```
63     4'b0010: dp_in = decimal_point[1]; // DP right of tens of seconds digit
64     4'b0100: dp_in = decimal_point[2]; // DP right of minutes digit
65     4'b1000: dp_in = decimal_point[3]; // DP right of tens of minutes digit
66     default: dp_in = 0; // default case (all DP are OFF)
67   endcase
68 end
69
70 endmodule
```

**Listing 6. edge\_detector.sv**

```
1 //*****
2 // Module: edge_detector
3 //
4 // Description:
5 // Detects rising and falling edges of an input signal. The input signal is
6 // synchronized through two flip-flops to prevent metastability issues when
7 // crossing clock domains.
8 //
9 // Ports:
10 // - clk: System clock
11 // - reset: Active-high synchronous reset
12 // - signal_in: Input signal to detect edges on (typically from external source)
13 // - rising_edge: Output pulse (high for one clock cycle) on rising edge →(01)
14 // - falling_edge: Output pulse (high for one clock cycle) on falling edge →(10)
15 //
16 // Operation:
17 // 1. Input signal is synchronized through two flip-flops (sync1, sync2)
18 // 2. Synchronized signal is delayed by one clock (signal_delayed)
19 // 3. Rising edge detected when: previous=0 AND current=1
20 // 4. Falling edge detected when: previous=1 AND current=0
21 //
22 // Example:
23 // signal_in:
24 //
25 //
26 // rising_edge:
27 //
28 //
29 // falling_edge:
30 //
31 //
32 //*****
33
34 module edge_detector (
35     input logic clk,
36     input logic reset,
37     input logic signal_in,
38     output logic rising_edge,
39     output logic falling_edge
40 );
41
42     // Two-stage synchronizer to prevent metastability
43     logic sync1, sync2;
44
45     // Delayed version for edge comparison
46     logic signal_delayed;
47
48     // Synchronization chain
49     always_ff @(posedge clk) begin
50         if (reset) begin
51             sync1 <= 1'b0;
52             sync2 <= 1'b0;
53             signal_delayed <= 1'b0;
54         end else begin
55             sync1 <= signal_in; // First stage synchronization
56             sync2 <= sync1; // Second stage synchronization
57             signal_delayed <= sync2; // Delay for edge comparison
58         end
59     end
60
61     // Edge detection combinational logic
62     assign rising_edge = !signal_delayed && sync2; // →01 transition
```

```
63     assign falling_edge = signal_delayed && !sync2; // →10 transition
64
65 endmodule
```

Listing 7. lab\_5\_top\_level\_students.sv

```

1  /*
2   This design uses the XADC from the IP Catalog. The specific channel is XADC4.
3   The Auxiliary Analog Inputs are VAUXP[15] and VAUXN[15].
4   These map to the FPGA pins of N2 and N1, respectively (also in .XDC).
5   These map to the JXADC PMOD and the specific PMOD inputs are
6   JXADC4:N2 and JXAC10:N1, respectively. These pin are right beside the PMOD GND
7   on JXAC11:GND and JXAC5:GND.
8
9   The ADC is set to single-ended, continuous sampling, 1 MSps, 256 averaging.
10  Additional averaging is done using the averager module below.
11 */
12 module lab_5_top_level_students (
13     input logic clk,
14     input logic reset,
15     input logic [1:0] bin_bcd_select,
16     input logic [1:0] system_select,
17     input logic pwm_compare,
18     input logic r2r_compare,
19     input logic adc_mode,
20
21     // input logic [15:0] switches_inputs,
22     input vauxp15, // Analog input (positive) - connect to JXAC4:N2 PMOD pin (XADC4)
23     input vauxn15, // Analog input (negative) - connect to JXAC10:N1 PMOD pin (XADC4)
24     output logic CA, CB, CC, CD, CE, CF, CG, DP,
25     output logic AN1, AN2, AN3, AN4,
26     output logic pwm_out,
27     output logic [7:0] r2r_bus
28 );
29     // Internal signal declarations
30
31     // Tie analog inputs to high-impedance to prevent I/O buffer inference
32     //assign vauxp5 = 1'bZ;
33     //assign vauxn5 = 1'bZ;
34
35     logic [15:0] mux_out;
36     logic [15:0] xadc_out, pwm_system_out, r2r_system_out;
37     logic [3:0] decimal_point;
38
39
40
41
42     xadc_system xadc_system(
43         .clk (clk),
44         .reset (reset),
45         .bin_bcd_select (bin_bcd_select),
46         .vauxp15(vauxp15),
47         .vauxn15 (vauxn15),
48         .xadc_output (xadc_out)
49     );
50
51     pwm_system pwm_system(
52         .clk(clk),
53         .reset(reset),
54         .bin_bcd_select(bin_bcd_select),
55         .pwm_compare(pwm_compare),
56         .adc_mode(adc_mode),
57         .pwm_system_out(pwm_system_out),
58         .pwm_out(pwm_out)
59     );
60
61     r2r_subsystem r2r_subsystem(
62

```

```

63     .clk(clk),
64     .reset(reset),
65     .bin_bcd_select(bin_bcd_select),
66     .r2r_compare(r2r_compare),
67     .adc_mode(adc_mode),
68     .r2r_bus(r2r_bus),
69     .r2r_system_out(r2r_system_out)
70 );
71
72 mux4_16_bits MUX4 (
73     .in0(xadc_out), // hexadecimal, scaled and averaged
74     .in1(pwm_system_out), // decimal, scaled and averaged
75     .in2(r2r_system_out), // raw 12-bit ADC hexadecimal
76     .in3(16'h0000), // averaged and before scaling 16-bit ADC (extra 4-bits from averaging) hexadecimal
77     .select(system_select),
78     .mux_out(mux_out)
79 );
80
81 // Decimal point control based on display mode
82 decimal_point_mux DP_MUX (
83     .select(bin_bcd_select),
84     .dp(decimal_point)
85 );
86
87
88
89 // Seven Segment Display Subsystem
90 seven_segment_display_subsystem SEVEN_SEGMENT_DISPLAY (
91     .clk(clk),
92     .reset(reset),
93     .sec_dig1(mux_out[3:0]), // Lowest digit
94     .sec_dig2(mux_out[7:4]), // Second digit
95     .min_dig1(mux_out[11:8]), // Third digit
96     .min_dig2(mux_out[15:12]), // Highest digit
97     .decimal_point(decimal_point),
98     .CA(CA), .CB(CB), .CC(CC), .CD(CD),
99     .CE(CE), .CF(CF), .CG(CG), .DP(DP),
100    .AN1(AN1), .AN2(AN2), .AN3(AN3), .AN4(AN4)
101 );
102
103
104
105 endmodule

```

Listing 8. mux4\_16\_bits.sv

```

1 module mux4_16_bits(
2     input logic [15:0] in0,
3     input logic [15:0] in1,
4     input logic [15:0] in2,
5     input logic [15:0] in3,
6     input logic [1:0] select,
7     output logic [15:0] mux_out,
8     output logic [3:0] decimal_point
9 );
10
11    always_comb begin
12        case(select)
13            2'b00: mux_out = in0;
14            2'b01: mux_out = in1;
15            2'b10: mux_out = in2;
16            2'b11: mux_out = in3;
17            default: mux_out = 16'h0000; // Default case: output all zeros
18        endcase
19    end
20
21    always_comb begin
22        case(select)
23            2'b00: decimal_point = 4'b0000; // averaged ADC with extra 4 bits
24            2'b01: decimal_point = 4'b0010; // averaged and scaled voltage
25            2'b10: decimal_point = 4'b0000; // raw ADC (12-bits)
26            2'b11: decimal_point = 4'b0000;
27            default: decimal_point = 16'h0000; // Default case: output all zeros
28        endcase
29    end
30    //assign decimal_pt = 4'b0010; // vector to control the decimal point, 1 = DP on, 0 = DP off
31                // [0001] DP right of seconds digit
32                // [0010] DP right of tens of seconds digit
33                // [0100] DP right of minutes digit
34                // [1000] DP right of tens of minutes digit
35
36 endmodule

```

### Listing 9. pwm\_system.sv

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Module Name: pwm_system
4 // Description: PWM-based ADC subsystem with selectable algorithm
5 // - Ramp ADC: Counts 0->255, captures at comparator edge
6 // - SAR ADC: Binary search, exactly 8 comparisons
7 ///////////////////////////////////////////////////////////////////
8
9 module pwm_system (
10     input logic clk,
11     input logic reset,
12     input logic [1:0] bin_bcd_select,
13     input logic pwm_compare,
14     input logic adc_mode,
15     output logic [15:0] pwm_system_out,
16     output logic pwm_out
17 );
18     //
19     =====
20     // RAMP ADC Signals
21     //
22     =====
23
24     logic [7:0] ramp_duty_cycle;
25     logic ramp_rising_edge;
26     logic ramp_falling_edge;
27     logic ramp_enable;
28     logic [7:0] ramp_raw_adc;
29     logic [7:0] ramp_avg_data;
30     logic ramp_comparator_was_high;
31     logic ramp_pwm_out;
32
33     assign ramp_enable = 1'b1;
34
35     // Sawtooth generator for Ramp ADC (generates both PWM and ramp)
36     saw_generator #(
37         .WIDTH(8),
38         .CLOCK_FREQ(200_000_000),
39         .WAVE_FREQ_HZ(100)
40     ) ramp_saw_gen (
41         .clk(clk),
42         .reset(reset),
43         .enable(ramp_enable),
44         .pwm_out(ramp_pwm_out),
45         .R2R_out(ramp_duty_cycle)
46     );
47
48     // Edge detector for Ramp ADC
49     edge_detector ramp_edge_det (
50         .clk(clk),
51         .reset(reset),
52         .signal_in(pwm_compare),
53         .rising_edge(ramp_rising_edge),
54         .falling_edge(ramp_falling_edge)
55     );
56
57     // Ramp ADC capture with saturation handling
58     always_ff @ (posedge clk) begin
59         if (reset) begin
60             ramp_raw_adc <= 8'h00;
61         end else if (ramp_falling_edge) begin
62

```

```

59      ramp_raw_adc <= ramp_duty_cycle;
60  end else if (ramp_duty_cycle >= 8'hF9) begin
61      if (pwm_compare) begin
62          ramp_raw_adc <= 8'hFF;
63      end
64  end
65
66 // Averager for Ramp ADC
67 averager #(
68     .power(6),
69     .N(8)
70 ) ramp_averager (
71     .reset(reset),
72     .clk(clk),
73     .EN(ramp_falling_edge),
74     .Din(ramp_raw_adc),
75     .Q(ramp_avg_data)
76 );
77
78 //
79 =====
80 // SAR ADC Signals
81 //
82 =====
83 logic [7:0] sar_dac_out;
84 logic [7:0] sar_adc_result;
85 logic sar_conversion_done;
86 logic sar_start;
87 logic sar_pwm_out;
88 logic [7:0] sar_avg_data;
89 logic sar_enable;
90
91 assign sar_enable = (adc_mode == 1'b1);
92
93 // SAR ADC core
94 sar_adc #(
95     .WIDTH(8),
96     .SETTLE_CYCLES(100000)
97 ) sar_adc_inst (
98     .clk(clk),
99     .reset(reset),
100    .start(sar_start),
101    .compare_in(pwm_compare),
102    .dac_out(sar_dac_out),
103    .adc_result(sar_adc_result),
104    .conversion_done(sar_conversion_done)
105 );
106
107 // PWM generator for SAR DAC output
108 pwm #(
109     .WIDTH(8)
110 ) sar_pwm_inst (
111     .clk(clk),
112     .reset(reset),
113     .enable(sar_enable),
114     .duty_cycle(sar_dac_out),
115     .pwm_out(sar_pwm_out)
116 );
117 // Auto-start logic and mode switch detection (combined)

```

```

118 logic [15:0] sar_start_delay;
119 logic adc_mode_prev;
120
121 always_ff @(posedge clk) begin
122     if (reset) begin
123         sar_start <= 1'b0;
124         sar_start_delay <= 16'd0;
125         adc_mode_prev <= 1'b0;
126     end else begin
127         adc_mode_prev <= adc_mode;
128
129         if (adc_mode == 1'b1) begin
130             // Check for mode switch (rising edge of adc_mode)
131             if (adc_mode && !adc_mode_prev) begin
132                 sar_start_delay <= 16'd1;
133                 sar_start <= 1'b0;
134             end
135             // Normal auto-restart logic
136             else if (sar_conversion_done) begin
137                 sar_start_delay <= 16'd1;
138                 sar_start <= 1'b0;
139             end else if (sar_start_delay > 0) begin
140                 sar_start_delay <= sar_start_delay + 1;
141                 if (sar_start_delay >= 16'd100) begin
142                     sar_start <= 1'b1;
143                     sar_start_delay <= 16'd0;
144                 end
145                 end else if (sar_start) begin
146                     sar_start <= 1'b0;
147                 end
148             end else begin
149                 sar_start <= 1'b0;
150                 sar_start_delay <= 16'd0;
151             end
152         end
153     end
154
155     // Averager for SAR ADC
156     averager #(
157         .power(6),
158         .N(8)
159     ) sar_averager (
160         .reset(reset),
161         .clk(clk),
162         .EN(sar_conversion_done),
163         .Din(sar_adc_result),
164         .Q(sar_avg_data)
165     );
166
167     //
168     =====
169
170     // Mode Selection Multiplexing
171     //
172     =====
173
174     logic [7:0] selected_raw_adc;
175     logic [7:0] selected_avg_data;
176     logic selected_update_flag;
177
178     always_comb begin
179         if (adc_mode == 1'b0) begin
180             // Ramp ADC mode

```

```

177     pwm_out = ramp_pwm_out;
178     selected_raw_adc = ramp_raw_adc;
179     selected_avg_data = ramp_avg_data;
180     selected_update_flag = ramp_falling_edge;
181 end else begin
182     // SAR ADC mode
183     pwm_out = sar_pwm_out;
184     selected_raw_adc = sar_adc_result;
185     selected_avg_data = sar_avg_data;
186     selected_update_flag = sar_conversion_done;
187 end
188
189 //
190 =====
191 // Scaling and Display Logic (Common to both modes)
192 //
193 =====
194
195 logic [15:0] scaled_pwm_data;
196 logic [31:0] scaled_pwm_temp;
197 logic [15:0] bcd_value;
198
199 always_ff @(posedge clk) begin
200     if (reset) begin
201         scaled_pwm_data <= 0;
202         scaled_pwm_temp <= 0;
203     end
204     else if (selected_update_flag) begin
205         scaled_pwm_temp <= {24'd0, selected_avg_data[7:0]} * 32'd13246;
206         scaled_pwm_data <= scaled_pwm_temp[25:10];
207     end
208 end
209
210 // Binary to BCD converter for decimal display
211 bin_to_bcd bin2bcd_inst (
212     .clk(clk),
213     .reset(reset),
214     .bin_in(scaled_pwm_data),
215     .bcd_out(bcd_value)
216 );
217
218 // Output multiplexer
219 always_comb begin
220     case (bin_bcd_select)
221         2'b00: pwm_system_out = scaled_pwm_data;
222         2'b01: pwm_system_out = bcd_value;
223         2'b10: pwm_system_out = {8'h00, selected_raw_adc};
224         2'b11: pwm_system_out = {8'h00, selected_avg_data};
225         default: pwm_system_out = 16'h0000;
226     endcase
227 end
228
229 endmodule

```

Listing 10. pwm.sv

```
1 module pwm #(
2     parameter int WIDTH = 8
3 ) (
4     input logic clk,
5     input logic reset,
6     input logic enable,
7     input logic [WIDTH-1:0] duty_cycle,
8     output logic pwm_out
9 );
10
11    logic [WIDTH-1:0] counter;
12
13    always_ff @(posedge clk) begin
14        if (reset)
15            counter <= 0;
16        else if (enable)
17            counter <= counter + 1;
18    end
19
20    always_comb begin
21        if (!enable)
22            pwm_out = 1'b0; // Output low when not enabled
23        else if (duty_cycle == {WIDTH{1'b1}})
24            pwm_out = 1'b1;
25        else if (counter < duty_cycle)
26            pwm_out = 1'b1;
27        else
28            pwm_out = 1'b0;
29    end
30
31 endmodule
```

Listing 11. r2r\_subsystem.sv

```

1 module r2r_subsystem (
2     input logic clk,
3     input logic reset,
4     input logic [1:0] bin_bcd_select,
5     input logic r2r_compare,
6     input logic adc_mode, // 0 = Ramp, 1 = SAR
7     output logic [7:0] r2r_bus,
8     output logic [15:0] r2r_system_out
9 );
10 // =====
11 // RAMP ADC Signals
12 // =====
13 logic [7:0] ramp_duty_cycle;
14 logic ramp_rising_edge;
15 logic ramp_falling_edge;
16 logic ramp_enable;
17 logic [7:0] ramp_raw_adc;
18 logic [7:0] ramp_avg_data;
19
20 assign ramp_enable = 1'b1;
21
22 // Sawtooth generator for Ramp ADC
23 saw_generator #(
24     .WIDTH(8),
25     .CLOCK_FREQ(200_000_000),
26     .WAVE_FREQ_HZ(100)
27 ) ramp_saw_gen (
28     .clk(clk),
29     .reset(reset),
30     .enable(ramp_enable),
31     .R2R_out(ramp_duty_cycle)
32 );
33
34 // Edge detector for Ramp ADC
35 edge_detector ramp_edge_det (
36     .clk(clk),
37     .reset(reset),
38     .signal_in(r2r_compare),
39     .rising_edge(ramp_rising_edge),
40     .falling_edge(ramp_falling_edge)
41 );
42
43 // Ramp ADC capture with saturation handling
44 always_ff @(posedge clk) begin
45     if (reset) begin
46         ramp_raw_adc <= 8'h00;
47     end else if (ramp_falling_edge) begin
48         ramp_raw_adc <= ramp_duty_cycle;
49     end else if (ramp_duty_cycle == 8'hFE) begin
50         if (r2r_compare) begin
51             ramp_raw_adc <= 8'hFF;
52         end
53     end
54 end
55
56 // Averager for Ramp ADC
57 averager #(
58     .power(6),

```

```

59      .N(8)
60  ) ramp_averager (
61      .reset(reset),
62      .clk(clk),
63      .EN(ramp_falling_edge),
64      .Din(ramp_raw_adc),
65      .Q(ramp_avg_data)
66 );
67
68 // =====
69 // SAR ADC Signals
70 //
71 logic [7:0] sar_dac_out;
72 logic [7:0] sar_adc_result;
73 logic sar_conversion_done;
74 logic sar_start;
75 logic [7:0] sar_avg_data;
76
77 // SAR ADC core (R2R settles much faster than PWM, so fewer settle cycles)
78 sar_adc #(
79     .WIDTH(8),
80     .SETTLE_CYCLES(250000) // R2R settles quickly, ~1us at 100MHz
81 ) sar_adc_inst (
82     .clk(clk),
83     .reset(reset),
84     .start(sar_start),
85     .compare_in(r2r_compare),
86     .dac_out(sar_dac_out),
87     .adc_result(sar_adc_result),
88     .conversion_done(sar_conversion_done)
89 );
90
91 // Auto-start logic and mode switch detection (combined)
92 logic [15:0] sar_start_delay;
93 logic adc_mode_prev;
94
95 always_ff @(posedge clk) begin
96     if (reset) begin
97         sar_start <= 1'b0;
98         sar_start_delay <= 16'd0;
99         adc_mode_prev <= 1'b0;
100    end else begin
101        adc_mode_prev <= adc_mode;
102
103        if (adc_mode == 1'b1) begin
104            // Check for mode switch (rising edge of adc_mode)
105            if (adc_mode && !adc_mode_prev) begin
106                sar_start_delay <= 16'd1;
107                sar_start <= 1'b0;
108            end
109            // Normal auto-restart logic
110            else if (sar_conversion_done) begin
111                sar_start_delay <= 16'd1;
112                sar_start <= 1'b0;
113            end else if (sar_start_delay > 0) begin
114                sar_start_delay <= sar_start_delay + 1;
115                if (sar_start_delay >= 16'd100) begin
116                    sar_start <= 1'b1;
117                    sar_start_delay <= 16'd0;

```

```

118         end
119     end else if (sar_start) begin
120         sar_start <= 1'b0;
121     end
122     end else begin
123         sar_start <= 1'b0;
124         sar_start_delay <= 16'd0;
125     end
126 end
127
128 // Averager for SAR ADC
129 averager #(
130     .power(6),
131     .N(8)
132 ) sar_averager (
133     .reset(reset),
134     .clk(clk),
135     .EN(sar_conversion_done),
136     .Din(sar_adc_result),
137     .Q(sar_avg_data)
138 );
139
140 //
141 =====
142 // Mode Selection Multiplexing
143 //
144 =====
145
146 logic [7:0] selected_raw_adc;
147 logic [7:0] selected_avg_data;
148 logic selected_update_flag;
149
150 always_comb begin
151     if (adc_mode == 1'b0) begin
152         // Ramp ADC mode
153         r2r_bus = ramp_duty_cycle;
154         selected_raw_adc = ramp_raw_adc;
155         selected_avg_data = ramp_avg_data;
156         selected_update_flag = ramp_falling_edge;
157     end else begin
158         // SAR ADC mode
159         r2r_bus = sar_dac_out;
160         selected_raw_adc = sar_adc_result;
161         selected_avg_data = sar_avg_data;
162         selected_update_flag = sar_conversion_done;
163     end
164 end
165
166 //
167 =====
168 // Scaling and Display Logic (Common to both modes)
169 //
170 =====
171
172 logic [15:0] scaled_r2r_data;
173 logic [31:0] scaled_r2r_temp;
174 logic [15:0] bcd_value;
175
176 always_ff @(posedge clk) begin
177     if (reset) begin

```

```

173     scaled_r2r_data <= 0;
174     scaled_r2r_temp <= 0;
175   end
176   else if (selected_update_flag) begin
177     scaled_r2r_temp <= {24'd0, selected_avg_data[7:0]} * 32'd13246;
178     scaled_r2r_data <= scaled_r2r_temp[25:10];
179   end
180 end
181
182 // Binary to BCD converter
183 bin_to_bcd bin2bcd_inst (
184   .clk(clk),
185   .reset(reset),
186   .bin_in(scaled_r2r_data),
187   .bcd_out(bcd_value)
188 );
189
190 // Output multiplexer
191 always_comb begin
192   case (bin_bcd_select)
193     2'b00: r2r_system_out = scaled_r2r_data;
194     2'b01: r2r_system_out = bcd_value;
195     2'b10: r2r_system_out = {8'h00, selected_raw_adc};
196     2'b11: r2r_system_out = {8'h00, selected_avg_data};
197     default: r2r_system_out = 16'h0000;
198   endcase
199 end
200
201 endmodule

```

Listing 12. sar.sv

```

1 `timescale 1ns / 1ps
2 ///////////////////////////////////////////////////////////////////
3 // Module Name: sar_adc
4 // Description: Successive Approximation Register (SAR) ADC implementation
5 // FIXED: Added input synchronization and robust counters
6 ///////////////////////////////////////////////////////////////////
7
8 module sar_adc #(
9     parameter WIDTH = 8,
10    parameter SETTLE_CYCLES = 50000 // Default for PWM usage
11 )(
12     input logic clk,
13     input logic reset,
14     input logic start,
15     input logic compare_in, //Different comparators signals for r2r and pwm
16     output logic [WIDTH-1:0] dac_out,
17     output logic [WIDTH-1:0] adc_result,
18     output logic conversion_done
19 );
20
21     // FSM State Definition
22     typedef enum logic [2:0] {
23         IDLE, INIT, WAIT_SETTLE, COMPARE, DECIDE, NEXT_BIT, DONE
24     } state_t;
25
26     state_t current_state, next_state;
27
28     // Internal registers
29     logic [WIDTH-1:0] sar_reg;
30     logic [3:0] bit_index;
31     logic [31:0] settle_counter; // 32-bit to support long delays
32     logic comp_result;
33
34     // Synchronizer signals
35     logic comp_sync_1, comp_sync_2;
36
37     // Output the current SAR register value to the DAC
38     assign dac_out = sar_reg;
39
40     // Double-flop synchronizer for asynchronous comparator input
41     // This is critical for reliable state machine operation
42     always_ff @(posedge clk) begin
43         if (reset) begin
44             comp_sync_1 <= 0;
45             comp_sync_2 <= 0;
46         end else begin
47             comp_sync_1 <= compare_in;
48             comp_sync_2 <= comp_sync_1;
49         end
50     end
51
52     // State Register
53     always_ff @(posedge clk) begin
54         if (reset) current_state <= IDLE;
55         else current_state <= next_state;
56     end
57
58     // Next State Logic
59     always_comb begin
60         next_state = current_state;
61
62         case (current_state)

```

```

63     IDLE: if (start) next_state = INIT;
64     INIT: next_state = WAIT_SETTLE;
65     WAIT_SETTLE: if (settle_counter >= (SETTLE_CYCLES - 1)) next_state = COMPARE;
66     COMPARE: next_state = DECIDE;
67     DECIDE: if (bit_index > 0) next_state = NEXT_BIT;
68         else next_state = DONE;
69     NEXT_BIT: next_state = WAIT_SETTLE;
70     DONE: next_state = IDLE;
71     default: next_state = IDLE;
72 endcase
73 end
74
75 // Datapath
76 always_ff @(posedge clk) begin
77     if (reset) begin
78         sar_reg <= '0;
79         bit_index <= WIDTH - 1;
80         settle_counter <= '0;
81         comp_result <= '0;
82         adc_result <= '0;
83         conversion_done <= '0;
84     end else begin
85         conversion_done <= '0;
86
87         case (current_state)
88             IDLE: begin
89                 settle_counter <= '0;
90                 if (start) begin
91                     sar_reg <= '0;
92                     bit_index <= WIDTH - 1;
93                 end
94             end
95
96             INIT: begin
97                 sar_reg[WIDTH-1] <= 1'b1; // Set MSB
98                 settle_counter <= '0;
99             end
100
101            WAIT_SETTLE: begin
102                settle_counter <= settle_counter + 1;
103            end
104
105            COMPARE: begin
106                // Use synchronized input
107                comp_result <= comp_sync_2;
108            end
109
110            DECIDE: begin
111                // If Vin < Vdac (Comparator Low), Clear the bit
112                if (!comp_result) begin
113                    sar_reg[bit_index] <= 1'b0;
114                end
115                // Move index down
116                if (bit_index > 0) bit_index <= bit_index - 1'b1;
117            end
118
119            NEXT_BIT: begin
120                // Set next bit to 1
121                sar_reg[bit_index] <= 1'b1;
122                settle_counter <= '0;
123            end
124
125            DONE: begin

```

```
126     adc_result <= sar_reg;
127     conversion_done <= 1'b1;
128   end
129   endcase
130 end
131 end
132 endmodule
```

Listing 13. saw\_generator.sv

```

1 module saw_generator #(
2     parameter int WIDTH = 8,
3     parameter int CLOCK_FREQ = 100_000_000,
4     parameter int WAVE_FREQ_HZ = 1 // integer Hz (use 1 for the lab)
5 ) (
6     input logic clk,
7     input logic reset,
8     input logic enable,
9     output logic pwm_out,
10    output logic [WIDTH-1:0] R2R_out
11 );
12    // 2^WIDTH steps per period → for WAVE_FREQ_HZ=1 Hz, we need 256 steps/sec
13    localparam int STEPS = (1 << WIDTH); // 256
14    // clocks per step (rounded, never 0)
15    localparam int DIV = (CLOCK_FREQ + (STEPS*WAVE_FREQ_HZ)/2) / (STEPS*WAVE_FREQ_HZ);
16    localparam int DIV_W = (DIV <= 1) ? 1 : $clog2(DIV);
17
18    logic [DIV_W-1:0] divcnt;
19    logic tick;
20
21    // Step tick @ CLOCK_FREQ / DIV
22    always_ff @(posedge clk or posedge reset) begin
23        if (reset) begin
24            divcnt <= '0;
25            tick <= 1'b0;
26        end else if (!enable) begin
27            divcnt <= '0;
28            tick <= 1'b0;
29        end else if (divcnt == DIV-1) begin
30            divcnt <= '0;
31            tick <= 1'b1;
32        end else begin
33            divcnt <= divcnt + 1'b1;
34            tick <= 1'b0;
35        end
36    end
37
38    // Saw counter: 0..255 then wrap to 0
39    always_ff @(posedge clk or posedge reset) begin
40        if (reset) begin
41            R2R_out <= '0;
42        end else if (!enable) begin
43            // OPTION A (recommended): restart from 0 next time
44            R2R_out <= '0;
45            // OPTION B: comment the line above to "pause" and resume where it left off
46        end else if (tick) begin
47            R2R_out <= R2R_out + 1'b1; // wraps naturally at 255->0
48        end
49    end
50
51    // 8-bit PWM whose duty follows the saw value
52    pwm #(WIDTH(WIDTH)) u_pwm (
53        .clk(clk), .reset(reset),
54        .enable(enable),
55        .duty_cycle(R2R_out),
56        .pwm_out(pwm_out)
57    );
58 endmodule

```

Listing 14. seven\_segment\_decoder.sv

```

1 //*****
2 // Module: seven_segment_decoder
3 //
4 // Description:
5 // This module decodes a 4-bit input into the appropriate signals to drive a
6 // 7-segment LED display. It supports displaying hexadecimal digits (0-F),
7 // with additional support for a decimal point.
8 //
9 // Inputs:
10 // - data[3:0]: 4-bit input representing the digit to be displayed (0-F)
11 // - dp_in: Input for the decimal point (active-low)
12 //
13 // Outputs:
14 // - CA, CB, CC, CD, CE, CF, CG: Individual segment controls (active-low)
15 // - DP: Decimal point control (active-low)
16 //
17 // Behavior:
18 // - The module uses a combinational logic block to decode the input into
19 // a 7-bit pattern representing the segments to be lit.
20 // - The decoded pattern is then inverted and assigned to the respective
21 // segment outputs (CA-CG), as the 7-segment display is active-low.
22 // - The decimal point (DP) is passed through directly from dp_in.
23 //
24 // Note:
25 // - The module supports all hexadecimal digits (0-F), but digits A-F are
26 // noted as "Not used in stopwatch" in the original comments.
27 // - The segment mapping is as follows:
28 // A
29 // F B
30 // G
31 // E C
32 // D DP
33 //
34 //*****
35
36
37 module seven_segment_decoder (
38     output logic CA,
39     output logic CB,
40     output logic CC,
41     output logic CD,
42     output logic CE,
43     output logic CF,
44     output logic CG,
45     output logic DP,
46     input logic dp_in,
47     input logic [3:0] data
48 );
49
50     logic [6:0] decoded_bits;
51
52     always_comb begin
53         // Decode the input data into 7-segment display pattern
54         // ABCDEFG 7-segment LED pattern for reference (1 is on)
55         case (data) // 6543210
56             4'b0000: decoded_bits = 7'b1111110; // 0 A-6
57             4'b0001: decoded_bits = 7'b0110000; // 1 F-1 B-5
58             4'b0010: decoded_bits = 7'b1101101; // 2 G-0
59             4'b0011: decoded_bits = 7'b1111001; // 3 E-2 C-4
60             4'b0100: decoded_bits = 7'b0110011; // 4 D-3 DP
61             4'b0101: decoded_bits = 7'b1011011; // 5
62             4'b0110: decoded_bits = 7'b1011111; // 6

```

```

63     4'b0111: decoded_bits = 7'b1110000; // 7
64     4'b1000: decoded_bits = 7'b1111111; // 8
65     4'b1001: decoded_bits = 7'b1111011; // 9
66     4'b1010: decoded_bits = 7'b1110111; // A (Not used in stopwatch)
67     4'b1011: decoded_bits = 7'b1111111; // B (Not used in stopwatch)
68     4'b1100: decoded_bits = 7'b1001110; // C (Not used in stopwatch)
69     4'b1101: decoded_bits = 7'b1111110; // D (Not used in stopwatch)
70     4'b1110: decoded_bits = 7'b1001111; // E (Not used in stopwatch)
71     4'b1111: decoded_bits = 7'b1000111; // F (Not used in stopwatch)
72 // Students: fill in the remaining rows for this case statement,
73 // to account for the hexadecimial digits A, B, C, D, E, and F
74
75     default: decoded_bits = 7'b0000000; // All LEDs off
76   endcase // ABCDEFG
77 end // 6543210
78
79 // Assign the decoded bits to the 7-segment display outputs (active-low on Basys3, i.e. 0 is ON)
80 // Invert LED signals that were active-high for convenience
81 assign DP = ~dp_in; // Passes through the decimal point signal (from top_level)
82 assign CA = ~decoded_bits[6];
83 assign CB = ~decoded_bits[5];
84 assign CC = ~decoded_bits[4];
85 assign CD = ~decoded_bits[3];
86 assign CE = ~decoded_bits[2];
87 assign CF = ~decoded_bits[1];
88 assign CG = ~decoded_bits[0];
89
90 endmodule

```

**Listing 15. seven\_segment\_digit\_selector.sv**

```
1 //////////////////////////////////////////////////////////////////
2 // Module Name: seven_segment_digit_selector
3 //
4 // Description:
5 // This module implements a digit selector for a 4-digit 7-segment display.
6 // It generates a rotating selection signal at approximately 763 Hz,
7 // allowing for time-multiplexed control of the 4 digits.
8 //
9 // Inputs:
10 // - clk : System clock (assumed to be 100 MHz)
11 // - reset : Active-high synchronous reset
12 //
13 // Outputs:
14 // - digit_select : 4-bit output indicating the currently selected digit (one-hot encoded)
15 // - an_outputs : 4-bit active-low output for directly driving 7-segment display anodes
16 //
17 // Internal Signals:
18 // - count : 17-bit counter used to generate a ~763 Hz clock signal
19 // - q : 4-bit register storing the current digit selection state
20 // - d : Next state for the digit selection register
21 //
22 // Operation:
23 // 1. A 17-bit counter divides the 100 MHz clock to create a ~763 Hz signal.
24 // 2. On each ~763 Hz clock tick, the digit selection rotates:
25 // 1000 -> 0100 -> 0010 -> 0001 -> 1000 (repeat)
26 // 3. The digit_select output directly reflects the current selection state.
27 // 4. The an_outputs is the inverted digit_select, suitable for driving active-low anodes.
28 //
29 // Reset Behavior:
30 // On reset, the counter is cleared and the digit selection is set to 1111.
31 // This ensures a known state and allows the module to start its rotation from a defined point.
32 //
33 // Note: The actual update frequency may vary slightly from 763 Hz due to the binary division.
34 //////////////////////////////////////////////////////////////////
35
36 module seven_segment_digit_selector (
37     input logic clk,
38     input logic reset,
39     output logic [3:0] digit_select,
40     output logic [3:0] an_outputs
41 );
42
43     logic [3:0] d, q;
44     logic [16:0] count;
45
46     // 1 kHz clock process (100 MHz / 2^17 = 762.9 Hz)
47     always_ff @(posedge clk) begin
48         if (reset) begin
49             count <= 17'b0;
50         end else begin
51             count <= count + 1;
52         end
53     end
54
55     // DFFs process
56     always_ff @(posedge clk) begin
57         if (reset) begin
58             // Reset state values for q
59             q <= 4'b1111;
60         end else if (count == 17'b0) begin
61             // Propagate signals through the DFF
62             if (q[0] && q[1]) begin
```

```
63      q <= 4'b1000;
64  end else begin
65      q <= d;
66  end
67 end
68
69 // Connect the DFFs into a chain/loop
70 assign d[0] = q[3];
71 assign d[1] = q[0];
72 assign d[2] = q[1];
73 assign d[3] = q[2];
74
75 // Output assignments
76 assign digit_select = q;
77
78 // Copying q to the LED anodes, invert because active low
79 assign an_outputs = ~q;
80
81
82 endmodule
```

**Listing 16. seven\_segment\_display\_subsystem.sv**

```
1 //*****
2 // Module: seven_segment_display_subsystem
3 //
4 // Description:
5 // This module integrates the digit_multiplexor, seven_segment_digit_selector,
6 // and seven_segment_decoder into a single subsystem to drive a 4-digit
7 // 7-segment display. It is designed to interface with a top-level module like
8 // lab_1b_top_level and enables hierarchical design.
9 //
10 // Inputs:
11 // - clk: Clock input
12 // - reset: Active-high synchronous reset
13 // - sec_dig1, sec_dig2, min_dig1, min_dig2: 4-bit BCD digit inputs
14 //
15 // Outputs:
16 // - CA, CB, CC, CD, CE, CF, CG, DP: Individual segment controls (active-low)
17 // - AN1, AN2, AN3, AN4: Anode controls for the 4 digits (active-low)
18 //
19 // Internal Signals:
20 // - digit_select: One-hot encoded output for digit selection
21 // - digit_to_display: 4-bit BCD value to display on the current digit
22 // - in_DP: Control signal for the decimal point
23 //
24 //*****
25
26 module seven_segment_display_subsystem (
27     input logic clk,
28     input logic reset,
29     input logic [3:0] sec_dig1, // seconds digit (units)
30     input logic [3:0] sec_dig2, // tens of seconds
31     input logic [3:0] min_dig1, // minutes digit (units)
32     input logic [3:0] min_dig2, // tens of minutes
33     input logic [3:0] decimal_point,
34     output logic CA, CB, CC, CD, CE, CF, CG, DP, // segment outputs (active-low)
35     output logic AN1, AN2, AN3, AN4 // anode outputs for digit selection (active-low)
36 );
37
38     // Internal signals
39     logic [3:0] digit_to_display;
40     logic [3:0] digit_select;
41     logic [3:0] an_outputs;
42     logic in_DP, out_DP;
43
44     // Instantiate digit multiplexor
45     digit_multiplexor DIGIT_MUX (
46         .sec_dig1(sec_dig1), // input for seconds digit (units)
47         .sec_dig2(sec_dig2), // input for tens of seconds digit
48         .min_dig1(min_dig1), // input for minutes digit (units)
49         .min_dig2(min_dig2), // input for tens of minutes digit
50         .selector(digit_select), // one-hot selector for the digit
51         .decimal_point(decimal_point),
52         .time_digit(digit_to_display), // 4-bit digit output to display
53         .dp_in(in_DP) // output
54     );
55
56     // Instantiate digit selector
57     seven_segment_digit_selector DIGIT_SELECTOR (
58         .clk(clk), // Clock input
59         .reset(reset), // Reset input (active-high)
60         .digit_select(digit_select), // Output: one-hot encoded digit select
61         .an_outputs(an_outputs) // Output: active-low anode controls
62     );
```

```
63 // Instantiate seven segment decoder
64 seven_segment_decoder SEG_DECODER (
65     .data( digit_to_display), // Input: 4-bit BCD digit to display
66     .dp_in( in_DP), // Input: Decimal point control
67     .CA( CA), .CB( CB), .CC( CC), .CD( CD), .CE( CE), .CF( CF), .CG( CG), // Segment outputs (active-low)
68     .DP( out_DP) // Decimal point output (active-low)
69 );
70
71 // Connect anodes
72 assign AN1 = an_outputs[0];
73 assign AN2 = an_outputs[1];
74 assign AN3 = an_outputs[2];
75 assign AN4 = an_outputs[3];
76
77 // Control the decimal point: You can modify `in_DP` assignment as per the design
78 //assign in_DP = 0; // No decimal point by default, modify as needed
79 assign DP = out_DP; // Pass the decimal point signal from the decoder
80
81
82 endmodule
```

Listing 17. XADC\_system.sv

```

1  /*
2   This design uses the XADC from the IP Catalog. The specific channel is XADC4.
3   The Auxiliary Analog Inputs are VAUXP[15] and VAUXN[15].
4   These map to the FPGA pins of N2 and N1, respectively (also in .XDC).
5   These map to the JXADC PMOD and the specific PMOD inputs are
6   JXADC4:N2 and JXAC10:N1, respectively. These pin are right beside the PMOD GND
7   on JXAC11:GND and JXAC5:GND.
8
9   The ADC is set to single-ended, continuous sampling, 1 MSps, 256 averaging.
10  Additional averaging is done using the averager module below.
11 */
12 module xadc_system(
13     input logic clk,
14     input logic reset,
15     input logic [1:0] bin_bcd_select,
16     // input logic [15:0] switches_inputs,
17     input vauxp15, // Analog input (positive) - connect to JXAC4:N2 PMOD pin (XADC4)
18     input vauxn15, // Analog input (negative) - connect to JXAC10:N1 PMOD pin (XADC4)
19     output logic [15:0] xadc_output,
20     output logic [15:0] led
21 );
22     // Internal signal declarations
23
24     // Tie analog inputs to high-impedance to prevent I/O buffer inference
25     //assign vauxp5 = 1'bZ;
26     //assign vauxn5 = 1'bZ;
27
28     logic [15:0] data, ave_data; // Raw ADC data
29     logic [15:0] scaled_adc_data; // Scaled ADC data for display;
30     logic [3:0] decimal_pt; // vector to control the decimal point, 1 = DP on, 0 = DP off
31             // [0001] DP right of seconds digit
32             // [0010] DP right of tens of seconds digit
33             // [0100] DP right of minutes digit
34             // [1000] DP right of tens of minutes digit
35     logic [15:0] bcd_value, mux_out;
36
37     // Constants
38     localparam CHANNEL_ADDR = 7'h1f; // XA4/AD15 (for XADC4)
39
40     adc_subsystem ADC (
41         .clk(clk),
42         .reset(reset),
43         .vauxp15(vauxp15), // Analog input (positive) - connect to JXAC4:N2 PMOD pin (XADC4)
44         .vauxn15(vauxn15), // Analog input (negative) - connect to JXAC10:N1 PMOD pin (XADC4)
45         .data_out(data),
46         .scaled_adc_data(scaled_adc_data),
47         .ave_data(ave_data)
48 );
49
50     bin_to_bcd BIN2BCD (
51         .clk(clk),
52         .reset(reset),
53         .bin_in(scaled_adc_data),
54         .bcd_out(bcd_value)
55 );
56
57     mux4_16_bits MUX4 (
58         .in0(scaled_adc_data), // hexadecimal, scaled and averaged
59         .in1(bcd_value), // decimal, scaled and averaged
60         .in2(data[15:4]), // raw 12-bit ADC hexadecimal
61         .in3(ave_data), // averaged and before scaling 16-bit ADC (extra 4-bits from averaging) hexadecimal
62         .select(bin_bcd_select),

```

```
63     .mux_out(xadc_output)
64 );
65
66
67
68 endmodule
```

Listing 18. Basys3\_Lab\_7.xdc

```

1 ## This file is a general .xdc for the Basys3 rev B board
2 ## To use it in a project:
3 ## - uncomment the lines corresponding to used pins
4 ## - rename the used ports (in each line, after get_ports) according to the top level signal names in the project
5 ## Xilinx part number XC7A35T-1CPG236C (from Reference Manual)
6 ## Xilinx part number xc7a35tapg236-1 (from Xilinx Vivado)
7
8 ## Clock signal
9 set_property -dict { PACKAGE_PIN W5 IOSTANDARD LVCMOS33 } [get_ports clk]
10 create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]
11
12
13 ## Switches
14 set_property -dict { PACKAGE_PIN V17 IOSTANDARD LVCMOS33 } [get_ports {bin_bcd_select[0]}]
15 set_property -dict { PACKAGE_PIN V16 IOSTANDARD LVCMOS33 } [get_ports {bin_bcd_select[1]}]
16 #set_property -dict { PACKAGE_PIN W16 IOSTANDARD LVCMOS33 } [get_ports {system_select[0]}]
17 #set_property -dict { PACKAGE_PIN W17 IOSTANDARD LVCMOS33 } [get_ports {system_select[1]}]
18 #set_property -dict { PACKAGE_PIN W15 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[4]}]
19 #set_property -dict { PACKAGE_PIN V15 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[5]}]
20 #set_property -dict { PACKAGE_PIN W14 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[6]}]
21 #set_property -dict { PACKAGE_PIN W13 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[7]}]
22 #set_property -dict { PACKAGE_PIN V2 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[8]}]
23 #set_property -dict { PACKAGE_PIN T3 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[9]}]
24 #set_property -dict { PACKAGE_PIN T2 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[10]}]
25 #set_property -dict { PACKAGE_PIN R3 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[11]}]
26 #set_property -dict { PACKAGE_PIN W2 IOSTANDARD LVCMOS33 } [get_ports {switches_inputs[12]}]
27 set_property -dict { PACKAGE_PIN U1 IOSTANDARD LVCMOS33 } [get_ports adc_mode]
28 set_property -dict { PACKAGE_PIN T1 IOSTANDARD LVCMOS33 } [get_ports {system_select[0]}]
29 set_property -dict { PACKAGE_PIN R2 IOSTANDARD LVCMOS33 } [get_ports {system_select[1]}]
30
31
32 ## LEDs
33 set_property -dict { PACKAGE_PIN U16 IOSTANDARD LVCMOS33 } [get_ports {led[0]}]
34 set_property -dict { PACKAGE_PIN E19 IOSTANDARD LVCMOS33 } [get_ports {led[1]}]
35 set_property -dict { PACKAGE_PIN U19 IOSTANDARD LVCMOS33 } [get_ports {led[2]}]
36 set_property -dict { PACKAGE_PIN V19 IOSTANDARD LVCMOS33 } [get_ports {led[3]}]
37 set_property -dict { PACKAGE_PIN W18 IOSTANDARD LVCMOS33 } [get_ports {led[4]}]
38 set_property -dict { PACKAGE_PIN U15 IOSTANDARD LVCMOS33 } [get_ports {led[5]}]
39 set_property -dict { PACKAGE_PIN U14 IOSTANDARD LVCMOS33 } [get_ports {led[6]}]
40 set_property -dict { PACKAGE_PIN V14 IOSTANDARD LVCMOS33 } [get_ports {led[7]}]
41 set_property -dict { PACKAGE_PIN V13 IOSTANDARD LVCMOS33 } [get_ports {led[8]}]
42 set_property -dict { PACKAGE_PIN V3 IOSTANDARD LVCMOS33 } [get_ports {led[9]}]
43 set_property -dict { PACKAGE_PIN W3 IOSTANDARD LVCMOS33 } [get_ports {led[10]}]
44 set_property -dict { PACKAGE_PIN U3 IOSTANDARD LVCMOS33 } [get_ports {led[11]}]
45 set_property -dict { PACKAGE_PIN P3 IOSTANDARD LVCMOS33 } [get_ports {led[12]}]
46 set_property -dict { PACKAGE_PIN N3 IOSTANDARD LVCMOS33 } [get_ports {led[13]}]
47 set_property -dict { PACKAGE_PIN P1 IOSTANDARD LVCMOS33 } [get_ports {led[14]}]
48 set_property -dict { PACKAGE_PIN L1 IOSTANDARD LVCMOS33 } [get_ports {led[15]}]
49
50
51 ###7 Segment Display
52 set_property -dict { PACKAGE_PIN W7 IOSTANDARD LVCMOS33 } [get_ports {CA}]
53 set_property -dict { PACKAGE_PIN W6 IOSTANDARD LVCMOS33 } [get_ports {CB}]
54 set_property -dict { PACKAGE_PIN U8 IOSTANDARD LVCMOS33 } [get_ports {CC}]
55 set_property -dict { PACKAGE_PIN V8 IOSTANDARD LVCMOS33 } [get_ports {CD}]
56 set_property -dict { PACKAGE_PIN U5 IOSTANDARD LVCMOS33 } [get_ports {CE}]
57 set_property -dict { PACKAGE_PIN V5 IOSTANDARD LVCMOS33 } [get_ports {CF}]
58 set_property -dict { PACKAGE_PIN U7 IOSTANDARD LVCMOS33 } [get_ports {CG}]
59
60 set_property -dict { PACKAGE_PIN V7 IOSTANDARD LVCMOS33 } [get_ports DP]
61
62 set_property -dict { PACKAGE_PIN U2 IOSTANDARD LVCMOS33 } [get_ports {AN1}]

```

```

63 set_property -dict { PACKAGE_PIN U4 IOSTANDARD LVCMOS33 } [get_ports {AN2}]
64 set_property -dict { PACKAGE_PIN V4 IOSTANDARD LVCMOS33 } [get_ports {AN3}]
65 set_property -dict { PACKAGE_PIN W4 IOSTANDARD LVCMOS33 } [get_ports {AN4}]
66
67
68 ##Buttons
69 # Basys3 pushbuttons are normally 0, and 1 when pushed down
70 set_property -dict { PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports reset]; #set_property -dict {
71     PACKAGE_PIN U18 IOSTANDARD LVCMOS33 } [get_ports btnC]
72 #set_property -dict { PACKAGE_PIN T18 IOSTANDARD LVCMOS33 } [get_ports startSAR]
73 #set_property -dict { PACKAGE_PIN W19 IOSTANDARD LVCMOS33 } [get_ports btnL]
74 #set_property -dict { PACKAGE_PIN T17 IOSTANDARD LVCMOS33 } [get_ports btnR]
75 #set_property -dict { PACKAGE_PIN U17 IOSTANDARD LVCMOS33 } [get_ports btnD]
76
77 ##Pmod Header JA
78 set_property -dict { PACKAGE_PIN H1 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[0]}];#Sch name = JA7
79 set_property -dict { PACKAGE_PIN J1 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[1]}];#Sch name = JA1
80 set_property -dict { PACKAGE_PIN K2 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[2]}];#Sch name = JA8
81 set_property -dict { PACKAGE_PIN L2 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[3]}];#Sch name = JA2
82 set_property -dict { PACKAGE_PIN H2 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[4]}];#Sch name = JA9
83 set_property -dict { PACKAGE_PIN J2 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[5]}];#Sch name = JA3
84 set_property -dict { PACKAGE_PIN G3 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[6]}];#Sch name = JA10
85 set_property -dict { PACKAGE_PIN G2 IOSTANDARD LVCMOS33 } [get_ports {r2r_bus[7]}];#Sch name = JA4
86
87 ##Pmod Header JB
88 #set_property -dict { PACKAGE_PIN A14 IOSTANDARD LVCMOS33 } [get_ports {JB[0]}];#Sch name = JB1
89 #set_property -dict { PACKAGE_PIN A16 IOSTANDARD LVCMOS33 } [get_ports {JB[1]}];#Sch name = JB2
90 #set_property -dict { PACKAGE_PIN B15 IOSTANDARD LVCMOS33 } [get_ports {JB[2]}];#Sch name = JB3
91 #set_property -dict { PACKAGE_PIN B16 IOSTANDARD LVCMOS33 } [get_ports {JB[3]}];#Sch name = JB4
92 #set_property -dict { PACKAGE_PIN A15 IOSTANDARD LVCMOS33 } [get_ports {JB[4]}];#Sch name = JB7
93 #set_property -dict { PACKAGE_PIN A17 IOSTANDARD LVCMOS33 } [get_ports {JB[5]}];#Sch name = JB8
94 #set_property -dict { PACKAGE_PIN C15 IOSTANDARD LVCMOS33 } [get_ports {JB[6]}];#Sch name = JB9
95 #set_property -dict { PACKAGE_PIN C16 IOSTANDARD LVCMOS33 } [get_ports {JB[7]}];#Sch name = JB10
96
97 ##Pmod Header JC
98 #set_property -dict { PACKAGE_PIN K17 IOSTANDARD LVCMOS33 } [get_ports {JC[0]}];#Sch name = JC1
99 #set_property -dict { PACKAGE_PIN M18 IOSTANDARD LVCMOS33 } [get_ports {JC[1]}];#Sch name = JC2
100 #set_property -dict { PACKAGE_PIN N17 IOSTANDARD LVCMOS33 } [get_ports {JC[2]}];#Sch name = JC3
101 #set_property -dict { PACKAGE_PIN P18 IOSTANDARD LVCMOS33 } [get_ports {JC[3]}];#Sch name = JC4
102 #set_property -dict { PACKAGE_PIN L17 IOSTANDARD LVCMOS33 } [get_ports {JC[4]}];#Sch name = JC7
103 #set_property -dict { PACKAGE_PIN M19 IOSTANDARD LVCMOS33 } [get_ports {JC[5]}];#Sch name = JC8
104 #set_property -dict { PACKAGE_PIN P17 IOSTANDARD LVCMOS33 } [get_ports {JC[6]}];#Sch name = JC9
105 #set_property -dict { PACKAGE_PIN R18 IOSTANDARD LVCMOS33 } [get_ports {JC[7]}];#Sch name = JC10
106
107 ## ORIGINAL
108 ##Pmod Header JXADC
109 ##set_property PACKAGE_PIN J3 [get_ports vauxp5]; #set_property -dict { PACKAGE_PIN J3 IOSTANDARD
110     LVCMOS33 } [get_ports {JXADC[0]}];#Sch name = XA1_P
111 ##set_property -dict { PACKAGE_PIN L3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[1]}];#Sch name = XA2_P
112 ##set_property -dict { PACKAGE_PIN M2 IOSTANDARD LVCMOS33 } [get_ports {JXADC[2]}];#Sch name = XA3_P
113 ##set_property PACKAGE_PIN N2 [get_ports vauxp15]; #set_property -dict { PACKAGE_PIN N2 IOSTANDARD
114     LVCMOS33 } [get_ports {JXADC[3]}];#Sch name = XA4_P
115 ##set_property PACKAGE_PIN K3 [get_ports vauxn5]; #set_property -dict { PACKAGE_PIN K3 IOSTANDARD
116     LVCMOS33 } [get_ports {JXADC[4]}];#Sch name = XA1_N
117 ##set_property -dict { PACKAGE_PIN M3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[5]}];#Sch name = XA2_N
118 ##set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS33 } [get_ports {JXADC[6]}];#Sch name = XA3_N
119 ##set_property PACKAGE_PIN N1 [get_ports vauxn15]; #set_property -dict { PACKAGE_PIN N1 IOSTANDARD
120     LVCMOS33 } [get_ports {JXADC[7]}];#Sch name = XA4_N
121
122 ######
123 ##Pmod Header JXADC
124 #set_property PACKAGE_PIN J3 [get_ports pwm_out]; #set_property -dict { PACKAGE_PIN J3 IOSTANDARD

```

```

121 LVCMOS33 } [get_ports {JXADC[0]}];#Sch name = XA1_P
122 set_property -dict { PACKAGE_PIN L3 IOSTANDARD LVCMOS33 } [get_ports r2r_compare];#Sch name = XA2_P
123 #set_property -dict { PACKAGE_PIN M2 IOSTANDARD LVCMOS33 } [get_ports {JXADC[2]}];#Sch name = XA3_P
124 set_property -dict { PACKAGE_PIN N2 IOSTANDARD LVCMOS33 } [get_ports {vauxp15}];#Sch name = XA4_P
125 #set_property PACKAGE_PIN K3 [get_ports pwm_compare]; #set_property -dict { PACKAGE_PIN K3 IOSTANDARD
126 LVCMOS33 } [get_ports {JXADC[4]}];#Sch name = XA1_N
127 #set_property -dict { PACKAGE_PIN M3 IOSTANDARD LVCMOS33 } [get_ports {JXADC[5]}];#Sch name = XA2_N
128 #set_property -dict { PACKAGE_PIN M1 IOSTANDARD LVCMOS33 } [get_ports {JXADC[6]}];#Sch name = XA3_N
129 set_property -dict { PACKAGE_PIN N1 IOSTANDARD LVCMOS33 } [get_ports {vauxn15}];#Sch name = XA4_N
130 set_property -dict { PACKAGE_PIN J3 IOSTANDARD LVCMOS33 } [get_ports pwm_out];#Sch name = XA4_N
131 set_property -dict { PACKAGE_PIN K3 IOSTANDARD LVCMOS33 } [get_ports pwm_compare];#Sch name = XA4_N
132 ##VGA Connector
133 #set_property -dict { PACKAGE_PIN G19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[0]}]
134 #set_property -dict { PACKAGE_PIN H19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[1]}]
135 #set_property -dict { PACKAGE_PIN J19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[2]}]
136 #set_property -dict { PACKAGE_PIN N19 IOSTANDARD LVCMOS33 } [get_ports {vgaRed[3]}]
137 #set_property -dict { PACKAGE_PIN N18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[0]}]
138 #set_property -dict { PACKAGE_PIN L18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[1]}]
139 #set_property -dict { PACKAGE_PIN K18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[2]}]
140 #set_property -dict { PACKAGE_PIN J18 IOSTANDARD LVCMOS33 } [get_ports {vgaBlue[3]}]
141 #set_property -dict { PACKAGE_PIN J17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[0]}]
142 #set_property -dict { PACKAGE_PIN H17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[1]}]
143 #set_property -dict { PACKAGE_PIN G17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[2]}]
144 #set_property -dict { PACKAGE_PIN D17 IOSTANDARD LVCMOS33 } [get_ports {vgaGreen[3]}]
145 #set_property -dict { PACKAGE_PIN P19 IOSTANDARD LVCMOS33 } [get_ports Hsync]
146 #set_property -dict { PACKAGE_PIN R19 IOSTANDARD LVCMOS33 } [get_ports Vsync]
147
148 ##USB-RS232 Interface
149 #set_property -dict { PACKAGE_PIN B18 IOSTANDARD LVCMOS33 } [get_ports RsRx]
150 #set_property -dict { PACKAGE_PIN A18 IOSTANDARD LVCMOS33 } [get_ports RsTx]
151
152
153 ##USB HID (PS/2)
154 #set_property -dict { PACKAGE_PIN C17 IOSTANDARD LVCMOS33 PULLUP true } [get_ports PS2Clk]
155 #set_property -dict { PACKAGE_PIN B17 IOSTANDARD LVCMOS33 PULLUP true } [get_ports PS2Data]
156
157
158 ##Quad SPI Flash
159 ##Note that CCLK_0 cannot be placed in 7 series devices. You can access it using the
160 ##STARTUPE2 primitive.
161 #set_property -dict { PACKAGE_PIN D18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[0]}]
162 #set_property -dict { PACKAGE_PIN D19 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[1]}]
163 #set_property -dict { PACKAGE_PIN G18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[2]}]
164 #set_property -dict { PACKAGE_PIN F18 IOSTANDARD LVCMOS33 } [get_ports {QspiDB[3]}]
165 #set_property -dict { PACKAGE_PIN K19 IOSTANDARD LVCMOS33 } [get_ports QspiCSn]
166
167
168 ### Configuration options, can be used for all designs
169 set_property CONFIG_VOLTAGE 3.3 [current_design]
170 set_property CFGBVS VCCO [current_design]
171
172 ## SPI configuration mode options for QSPI boot, can be used for all designs
173 set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]
174 set_property BITSTREAM.CONFIG.CONFIGRATE 33 [current_design]
175 set_property CONFIG_MODE SPIx4 [current_design]

```