

Recall: 5 Stages of MIPS Datapath

1) IF: Instruction Fetch, Increment PC

2) ID: Instruction Decode, Read Registers


3) EX: Execution (ALU)


Load/Store: Calculate Address Others: Perform Operation


4) MEM:


Load: Read Data from Memory Store: Write Data to Memory


5) WB: Write Data Back to Register






















Pipelining Changes Registers affect flow of information Name registers for adjacent stages (e.g. IF/ID) Registers separate the information between stages At any instance of time, each stage working on a different instruction! Will need to re-examine placement of wires and hardware in datapath






























Pipelining allows us to execute parts of multiple instructions at the same time using the same hardware! This is known as instruction level parallelism

Pipeline Performance (1/2)

- Assume time for stages is
 - 100ps for register read or write
 - 200ps for other stages


Instr	Instr fetch	Register read	ALU op	Memory access	Register write	Total time
lw	200ps	100 ps	200ps	200ps	100 ps	800ps
sw	200ps	100 ps	200ps	200ps		700ps
R-format	200ps	100 ps	200ps		100 ps	600ps
beq	200ps	100 ps	200ps			500ps

· What is pipelined clock rate?

Compare pipelined datapath with single-cycle datapath

7/24/2012

Summer 2012 - Lecture IP21



Pipeline Speedup

- Use T_c ("time between completion of instructions") to measure speedup
 - $-T_{c,pipelined} \ge \frac{T_{c,single-cycle}}{Number of stages}$
 - Equality only achieved if stages are balanced (i.e. take the same amount of time)
- · If not balanced, speedup is reduced
- · Speedup due to increased throughput
 - Latency for each instruction does not decrease

7/24/2012 Summer 2012 -- Lecture #21 40

Pipelining and ISA Design

- · MIPS Instruction Set designed for pipelining!
- · All instructions are 32-bits
 - Easier to fetch and decode in one cycle
- Few and regular instruction formats, 2 source register fields always in same place
 - Can decode and read registers in one step
- Memory operands only in Loads and Stores
 - Can calculate address 3rd stage, access memory 4th stage
- Alignment of memory operands
- Memory access takes only one cycle

/2012 Summer 2012 -- Lecture #21

Question: Which of the following signals (buses or control signals) for MIPS-lite does NOT need to be passed into the EX pipeline stage?

PC + 4

MemWr

RegWr

IF ID EX Mem WB

DS Reg

Pipelining Hazards

A *hazard* is a situation that prevents starting the next instruction in the next clock cycle

1) Structural hazard

 A required resource is busy (e.g. needed in multiple stages)

2) Data hazard

- Data dependency between instructions
- Need to wait for previous instruction to complete its data read/write

3) Control hazard

- Flow of execution depends on previous instruction

7/25/2012 Summer 2012 -- Lecture #22

Agenda

- Structural Hazards
- Data Hazards
- Forwarding
- Data Hazards (Continued)
 - Load Delay Slot
- Control Hazards
 - Branch and Jump Delay Slots
 - Branch Prediction

//25/201

mmer 2012 -- Lecture #22

1. Structural Hazards

- Conflict for use of a resource
- · MIPS pipeline with a single memory?
 - Load/Store requires memory access for data
 - Instruction fetch would have to stall for that cycle
 - Causes a pipeline "bubble"
- Hence, pipelined datapaths require separate instruction/data memories
 - Separate L1 I\$ and L1 D\$ take care of this

7/25/2012

Summer 2012 -- Lecture #2

Structural Hazard #1: Single Memory

Time (clock cycles)

Trying to read same memory twice in same clock cycle

Instr 1

Instr 2


Instr 3

Instr 4

Summer 2012 - Lecture #22

10

17/25/2012



Structural Hazard #2: Registers (2/2)

- Two different solutions have been used:
 - Split RegFile access in two: Write during 1st half and Read during 2nd half of each clock cycle
 - Possible because RegFile access is VERY fast (takes less than half the time of ALU stage)
 - 2) Build RegFile with independent read and write ports
- Conclusion: Read and Write to registers during same clock cycle is okay

7/25/2012


Summer 2012 -- Lecture #22


Agenda


- Structural Hazards
- Data Hazards
 - Forwarding
- Data Hazards (Continued)
 - Load Delay Slot
- · Control Hazards
 - Branch and Jump Delay Slots
 - Branch Prediction


7/25/2012


Summer 2012 -- Lecture #22
































load导致的数据冒险: Clk4上升沿后


- □指令流
 - ◆ lw: 结果存入MEM/WB。
 - ◆ sub: 进入ID/EX。故ALU的操作数可以从MEM/WB 转发
- □ 执行动作
 - ◆ 控制MUX, 使得MEM/WB输入到ALU


			IF\$						及	ID	级 EX		级	ME	M级	WB	级		
地址 指令		CL	K	PC	IM		IF/ID		ID/	ID/EX EX		EX/MEM		MEM/WB		RF			
0	lw	\$t0,	0(\$t	1)	t	1	0→4	lw-	sub	lv	v								
4	sub	\$t3,	\$t0,	\$t2	t	2	4→8	sub→and		SL	b	lw							
8	and	\$t5,	\$t0,	\$t4	t	3	8 → 8	and		SL	b	nc	пор		N				
12	or	\$t7,	\$t0,	\$t6	t	4	8→12	and→or		ar	ıd	su	sub nop		ор	lw结果			
16	add	\$t1,	\$t2,	\$t3															
	t																		

load导致的数据冒险: Clk5上升沿后 □指令流 ◆ lw: 结果回写至RF ◆ sub: 结果保存在EX/MEM IF级 ID级 EX级 MEM级 WB级 IM IF/ID ID/EX EX/MEM MEM/WB RF tith tith 指令 CLK PC 0 lw \$t0, 0(\$t1) J 1 0 > 4 lw→sub lw and nop sub and→or lw结果 sub结果 北京航空航天大学计算机学



























Data Hazard: Loads (4/4) Slot after a load is called a *load delay slot* If that instruction uses the result of the load, then the hardware interlock will stall it for one cycle Letting the hardware stall the instruction in the delay slot is equivalent to putting a nop in the slot (except the latter uses more code space) Idea: Let the compiler put an unrelated instruction in that slot → no stall!






















3. Control Hazard: Branching • Option #3: Branch delay slot - Whether or not we take the branch, always execute the instruction immediately following the branch - Worst-Case: Put a nop in the branch-delay slot - Better Case: Move an instruction from before the branch into the branch-delay slot • Must not affect the logic of program

















Summary

- Hazards reduce effectiveness of pipelining
 - Cause stalls/bubbles
- Structural Hazards
 - Conflict in use of datapath component
- Data Hazards
 - Need to wait for result of a previous instruction
- Control Hazards
 - Address of next instruction uncertain/unknown
 - Branch and jump delay slots

7/25/2012 Summer 2012 - Lecture #22