

## LECTURE 9 - BINARY ENCODING

SUBREGS RD, RI, #2 → L<sup>1</sup>  
S

3	3	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1
1	0	9	8	7	6	5	4	3	2	1	9	8	7	6	5	4	3	2	1
0	0	0	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	0	0

4-Bit Cond. code      Res.      Imm. & Bit Ops      Op. & Reg.      Dest. Reg.

Cond. code

Op<sup>o</sup>

Jump

Jump

Jump reg

Call indirect

Call register

Call reg

9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	0	0	0	1

Imm S

Imm RDR

Imm J

Imm W

4-Bit

8-bit operand 2

RDR


J

WA

WA

WA

## \* DATA PROCESS :



## \* CONDITION CODES :

Code	Suffix	Flags	meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or and
0011	CC	C clear	unsigned lower
0100	M1	N set	negative


0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	nt overflow
1000	H1	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N not equal to V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

### + OPCODES

Assembler mnemonic	Opcode	Action
AND	0000	operand1 AND operand2
EDR	0001	operand1 EDR operand2
SUB	0010	operand1 - operand2
RSB	0011	operand2 - operand1
ADD	0100	operand1 + operand2
ADC	0101	operand1 + operand2 + carry
SBC	0110	operand1 - operand2 + carry - 1
RSC	0111	operand2 - operand1 + carry - 1
TST	1000	as AND, but result is not written
TEQ	1001	as EDR, but result is not written
CMP	1010	as SUB, but result is not written
CMN	1011	as ADD, but result is not written
ORR	1100	operand1 OR operand2
Mov	1101	operand2 (operand1 is ignored)
OSC	1110	operand1 AND NOT operand2 (bit clear)
MVN	1111	NOT operand2 (operand1 is ignored)

## SHIFTS:

11	8	7	6	5	4	
				0		



### Shift Type


00 = logical left

01 = logical right

10 = arithmetic right

11 = rotate right

11	8	7	6	5	4	
RS	0			1		



### Shift Type

00 = logical left

01 = logical right

10 = arithmetic right

11 = rotate right

### Shift register

Shift amount specified in

bottom byte of RS

and for shift and and in

## LECTURE 10: ARM INSTRUCTION SET - DATA TRANSFER - I

- ① Load/store instructions
  - 32-bit
  - 16-bit
- ② Used to move Word, signed and unsigned Half Word and Byte to and from registers
- ③ Can be used to load PC [Program Counter]  
(if target address is beyond branch instruction range)

Load - memory to Register

Store - Register to Memory

→ PDR

LDR	Load Word	STR	Store Word
LDRH	Load Half Word	STRH	Store Half Word
LDRSH	Load Signed Half Word	STRSH	Store Signed Half Word
LDRB	Load Byte	STRB	Store Byte
LDRSB	Load Signed Byte	STRSB	Store Signed Byte

# SINGLE REGISTER LOAD

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, = 0x40000000

LDR RI, [R0]

LDR R0, [R0, #4]

Base Plus Offset

Indexing is done before base and offset + pre-indexed Addr. Mode  
with Imm. offset

Data M/M		(R0) + (R1) + (8 - 4)	Data
→ 0x40000000	0x10101010	0x40000000	0x40000000
0x400000004	0x20202020	0x40000004	0x10101010
0x400000008	0x00000003	0x40000008	0x20202020

# SINGLE REGISTER LOAD → Increment First, Load Next

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET AND WRITE BACK)

LDR R0, = 0x40000000

LDR RI, [R0]

LDR R2, [R0, #4] → Pre-indexed Addr. Mode  
with Imm. offset


Data M/M		Pointer value is updated at the base.	Data
→ R0 0x40000000	0x10101010	R1 0x10101010	0x40000000
0x40000004	0x20202020	R2 0x20202020	0x20202020
0x40000008	0x00000003		

+ SINGLE REGISTER LOAD: → Load First, Increment Next  
(BASE PLUS OFFSET POST-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, > 0x40000000

LDR R1, [R0]

LDR R2, [R0], #4 → Post-indexed Addr. Mode  
With Imm. offset




+ SINGLE REGISTER LOAD AND STORE:

LDR R0, > 0x40000000

LDR R1, [R0]

LDR R2, [R0], #4 → Post-indexed Addr. Mode  
STR R2, [R0, #4]! → Pre-indexed Addr. Mode

with write back



## LECTURE II. ARM INSTRUCTION SET - DATA TRANSFER - II

### \* SINGLE REGISTER LOAD (DECREMENT):


$LDR R0, = 0x40000000$

$LDR R1, [R0]$

$LDR R2, [R0, #4]! ->$

$\#4, [R2], SR2$

Pre-indexed Address Mode  
with Write Back  
(auto-indexing)



### \* SINGLE REGISTER LOAD :

(BASE PLUS OFFSET PRE-INDEXED WITH REGISTER OFFSET AND WRITE BACK)

$LDR R0, = 0x40000000$


$LDR R1, [R0]$  Pre-indexed Reg. offset

$Mov R2, #4 \leftarrow$   
[done while  
programming]

$LDR R3, [R0, R2]! ->$  with Write Back

[#4, R2], SR3

(Auto-indexing)



PTD

† SINGLE REGISTER LOAD :

(BASE PLUS OFFSET PRE-INDEXED WITH SCALED REGISTER OFFSET AND WRITE BACK)

LDR R0, [R0, #40000000]

MOV R2, #1  
[done while  
programming]

LDR RI, [R0]

Pre-indexed

LDR R3, [R0, R2, LSL #2]!

Scaled Reg. offset  
with write back

Data M/M		Data	
R0	0x40000000	RI	0x40000004
	0x10101010		
	0x40000004	0x10101010	
	0x40000008	0x00000002	
		R2	0x00000001
			R3
			0x20202020

† SINGLE REGISTER LOAD HALFWORD :

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, = 0x40000000

LDRH RI, [R0]

Base Plus offset

LDRH R2, [R0, #4]

Pre-indexed Addr. mode

With Imm. offset

Data M/M		Data	
R0	0x40000000	RI	0x40000000
	0x10101010		
	0x40000004	0x20202020	
	0x40000008	0x00000003	
		R2	0x00002020

PTD →

## \* SINGLE REGISTER LOAD BYTE:

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, > 0x40000000

LDRB R1, [R0]

LDRB R2, [R0, #4]

Base Plus Offset

Pre-indexed Addr. Mode

With Imm. Offset

		Data M/M		
			Data	
RD →	0x40000000	0x10101010	R0	0x40000000
	0x40000004	0x20202020	R1	0x00000010
	0x40000008	0x00000003	R2	0x00000020

## \* SINGLE REGISTER LOAD SIGNED HALFWORD:

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, > 0x40000000

MSB Signed Extension ← LDRSH R1, [R0]

LDRSH R2, [R0, #4]

Base Plus offset

Pre-indexed Addr. Mode

With Imm. offset

		Data M/M		
			Data	
RD →	0x40000000	0x1010FF10	R0	0x40000000
	0x40000004	0x20202020	R1	0xFFFFFFF0
	0x40000008	0x00000003	R2	0x00002020

PTD →

\* SINGLE REGISTER LOAD SIGNED BYTE:  
 (BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, = 0x40000000

RSB Signed Extension:  $\leftarrow \text{LDRSB } R1, [R0]$  → Base Plus Offset  
 $\text{LDRSB } R2, [R0, \#4] \rightarrow \text{Pre-indexed Addr. Mode}$   
 $\downarrow \text{with Imm. offset}$

	Data mem	R0	R1	R2	Data
$\rightarrow R0$	0x40000000	0x101010FF			0x40000000
	0x40000004	0x20202020			0x40000004
	0x40000008	0x00000003			0x40000008

\* EXAMPLE:

$$R0 = 0x00000000$$

$$R1 = 0x00090000$$

$$\text{mem 32 [0x00009000]} = 0x01010101$$

$$\text{mem 32 [0x00009004]} = 0x02020202$$

LDR R0, [R1, #4]!

Pre-indexing with writeback:

$$R0 = 0x02020202$$

$$R1 = 0x00009004$$

LDR R0, [R1, #4]

Pre-indexing:

$$R0 = 0x02020202$$

$$WRF = 0x00009000$$

LDR R0, [R1], #4

Post-indexing:

$$R0 = 0x01010101$$

$$R1 = 0x00009004$$

\* LOAD / STORE ADDRESSING MODES :

LDR RI, [RD] ; RI = mem32[0x40000000]

LDR RI, [RD, #4] ; RI = mem32[0x40000000 + 4]

LDR RI, [RD, #-4] ; RI = mem32[0x40000000 - 4]

LDR RI, [RD, R2] ; RI = mem32[0x40000000 + R2]

LDR RI, [RD, -R2] ; RI = mem32[0x40000000 - R2]

LDR RI, [RD, R2, LSL #2] ; RI = mem32[0x40000000 + R2 < 2]

LDR RI, [RD, -R2, LSL #2] ; RI = mem32[0x40000000 - R2 < 2]

LDRH RI, [RD] ; RI = mem16[0x40000000]

LDRB RI, [RD] ; RI = mem8[0x40000000]

LDRSH RI, [RD] ; RI = sign ext. mem16[0x40000000]

LDRSB RI, [RD] ; RI = sign ext. mem8[0x40000000]

STR RI, [RD] ; mem32[0x40000000] = RI

LECTURE 12 - DATA TRANSFER - BINARY ENCODING

\* DATA TRANSFER INSTRUCTIONS :

- ① Load / store instructions
- ② used to move signed and unsigned word, Half Word and Byte to and from registers
- ③ can be used to load PC  
(if target address is beyond branch instruction range)

LDR	Load Word	STR	Store Word
LDRH	Load Half Word	STRH	Store Half Word
LDRSH	Load Signed Half Word	STRSH	Store Signed Half Word
LDRB	Load Byte	STRB	Store Byte
LDRSB	Load Signed Byte	STRSB	Store Signed Byte

2

word

\* DATA TRANSFER - SINGLE WORD & UNSIGNED BYTE :

31	28	26	25	24	23	22	20	19	18	15	12	11	0
----	----	----	----	----	----	----	----	----	----	----	----	----	---

control	01	#	P	V	B	W	L	Rn	Rd	offset			
---------	----	---	---	---	---	---	---	----	----	--------	--	--	--

(store) source / destination register

base register

load/store (1/0)

white-back (and/or index)

unsigned type word

up/down (1/0)

pre/post indexing (1/0)

11 0

12-bit immediate

11	1	6	5	4	3	0
# shift	sh	0	pm			

immediate shift length

shift type

offset register

load/store bit  
0 = store to memory  
1 = load from memory

white-back bit

0 = no white-back

1 = white address into base

byte/word bit

0 = transfer word quantity

1 = transfer byte quantity

up/down bit

0 = down; subtract offset from base

1 = up; add offset to base

pre/post indexing bit

0 = post; add offset after transfer

1 = pre; add offset before transfer

Immediate offset

0 = offset is an immediate value

1 = offset is a register

Shift type

00 = logical left

01 = logical right

10 = arithmetic right

11 = rotate right

Date \_\_\_\_\_


Page \_\_\_\_\_

39

CLASSmate

## \* DATA TRANSFER - HALF WORD AND SIGNED BYTE:

31 28 27 25 24 23 22 21 20 19 18 15 12 11 8 7 6 5 4 3 0



C H

- 00 = SWP instruction
- 01 = Unsigned halfwords
- 10 = Signed byte
- 11 = Signed halfwords

load/store

- 0 = store to memory
- 1 = load from memory

Write-back

- 0 = no write-back
- 1 = write address into base

Up/down

- 0 = down: subtract offset from base
- 1 = up: add offset to base

Pre/Post indexing

- 0 = post: add/subtract offset after transfer
- 1 = pre: add/subtract offset before transfer

## LECTURE 13 - ARM INSTRUCTION SET - BLOCK DATA TRANSFER

### \* MULTIPLE REGISTER LOAD/STORE (BLOCK TRANSFER):

- ① Load multiple instruction (LDM) - Block of data memory moved to corresponding register
- ② store multiple instruction (STM) - opposite of LDM
- ③ LDM takes  $t + Nt$  cycles,  
where  $N$  is number of registers to load  
 $t$  is number of cycles required for each sequential access to memory

	Data m/m	LDM	Data
0x4000 0000	0x10101010	→ R0	0x10101010
0x4000 0004	0x20202020	→ R1	0x20202020
0x4000 0008	0x00000000	STM → R2	0x00000000

Syntax - <LDM/STM> {<cond>} <addressing mode> Rn{!},  
<registers>

### ④ Addressing Modes -

IA - Increment After

store multiple

load multiple

IB - Increment Before

STMIA

LOMDB

DA - Decrement After

STMIB

LOMDA

DB - Decrement Before

STMIDA

LOMIB

STMDB

LOMIA

LDMIA R0!, {R1, R2, R3}

LDMIA R0!, {R1-R3}

LDMIA R0!, {R1-R3, R5}


STMIB R0!, {R1-R3}

→  
PTD

\* MULTIPLE REGISTER LOAD (INCREMENT AFTER):

LDR RD, = 0x40000000


LDmia RD!, {R1-R3}



\* MULTIPLE REGISTER LOAD (INCREMENT BEFORE):

LDR RD, = 0x40000000


LDmib RD!, {R1-R3}



\* MULTIPLE REGISTER LOAD (DECREMENT AFTER):

LDR RD, = 0x40000000

LDmida RD!, {R1-R3}



# MULTIPLE REGISTER LOAD (DECREMENT BEFORE):

LDR R0, = 0x40000000C

LDMDB R0!, {R1-R3}

	Data M/M		Data
R0	0x40000000C 0x10101010	R0	0x400000000
0x40000008	0x20202020	R1	0x20202020
0x40000004	0x00000003	R2	0x00000003
0x40000000	0x00000004	R3	0x00000004

# MULTIPLE REGISTER STORE (DECREMENT AFTER):

LDR R0, = 0x40000000C

STMDB R0!, {R1-R3}

	Data M/M		Data
R0	0x40000000C 0x10101010	R0	0x400000000
0x40000008	0x20202020	R1	0x10101010
0x40000004	0x00000003	R2	0x20202020
0x40000000	0x00000004	R3	0x00000003

# TYPES OF STACK (PUSH OPERATION) :- STM  
(POP OPERATION) :- LDM

r9' →	1018 <sub>16</sub>	r9' →	r5	1018 <sub>16</sub>
	r5		r1	
	r1		r0	
r9 →	r0	100C <sub>16</sub>	r9 →	100C <sub>16</sub>
STMIA R9!, {R0, R1, R5}				STMIA R9!, {R0, R1, R5}
		1000 <sub>16</sub>		1000 <sub>16</sub>

Empty Ascending

Full Ascending

		1018 <sub>16</sub>			1018C <sub>16</sub>
99 →	95	100C <sub>16</sub>	n9 →	95	100 C <sub>16</sub>
STMDA R9, [RS, RI, RD]	R1			R1	STMDE R9, [RS, RI, RD]
	90			90	1000 <sub>16</sub>
99' →		1000 <sub>16</sub>	99' →	90	
Empty Descending			Full Descending		
n9 - Initial Pointer			n9' - Updated Pointer		

### \* RELATION BETWEEN BLOCK TRANSFER AND STACK OPERATIONS:

		Ascending		Descending	
		Full	empty	Full	Empty
Before		STMIB			LDIMB
After		STMFA			LDIMED
Increment			SJMIA	LOMIA	
After			SJMFA	LOMFID	
Before			LOMDB	SJMDB	
Decrement			LOMEA	SJMFD	
After		LDMOA			SJMADA
		LDMFA			SJM ED