

## LECTURE 26 - NXP LPC2148 PLL

### \* STEPS FOR PLL CONFIGURATION:

(FOSC = 12MHz, CLK = 60MHz, PCLK = 15MHz)

- ① Enable PLL and Disconnect PLL from CPU and other peripherals  
PLLCON = 0x01;
- ② Configure M value and P value  
PLLOCFG = 0x24;
- ③ Feed sequence for locking to desired frequency  
PLLOFEED = 0xAA; PLLOFEED = 0x55;
- ④ Check whether the PLL has locked on to the desired frequency  
while  $!(PLLSTAT \& 0x00000400)$ ; PCLK = 0
- ⑤ Enable (again) PLL and connect the PLL to CPU  
PLLCON = 0x03;
- ⑥ Feed sequence for connecting the PLL as system clock  
PLLOFEED = 0xAA; PLLOFEED = 0x55;
- ⑦ Configure PCLK at  $1/4$  frequency of System clock  
VPBDIV = 0x00; CLK = 60MHz and PCLK = 15MHz

### \* STEP 1 - PLLCON = 0x01;

Table - PLL control register (PLLCON - address 0xED1F C080, PLLCON - address 0xED1F C0A0) bit description

Bit	Symbol	Description	Reset Value
0	PLE	PLL Enable. When one, and after a valid PLL feed, this bit will activate the PLL and allow it to lock to the requested frequency.	0
1	PLLC	PLL Connect. When PLLC and PLE are both set to one, and after a valid PLL feed, connects the PLL as the clock source for the microcontroller. Otherwise, the oscillator clock is used directly by the microcontroller.	0

7:2	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
-----	---	--	----

#### \* STEP 2 - PLLCFG = 0x24;

Table - PLL configuration register (PLLCFG - address 0xED1F C084, PLLCFG - address 0xED1F C0A4) bit description

Bit	Symbol	Description	Reset Value
4:0	MSEL	PLL multiplier value. Supplies the value "m" in the PLL frequency calculations.	0
6:5	PSEL	PLL divider value. Supplies the value "P" in the PLL frequency calculations.	0
1	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

$$CCLK = M \times F_{osc}$$

$$F_{osc} = 12 \text{ MHz}, CCLK = 60 \text{ MHz}, M = ? \text{ -- } 5$$

$$F_{cc0} = CCLK \times 2 \times P$$

$$F_{cc0} = 156 \text{ MHz to } 320 \text{ MHz}, CCLK = 60 \text{ MHz}, P = ? \text{ -- } 2$$


Table - PLL multiplier values

MSEL Bits (PLLCFG bits [4:0])	Value of M	
00000	1	For 24x
00001	2	$F_{osc} = 10 - 25 \text{ MHz}$
00010	3	Max. CCLK > 60 MHz
---	---	
11110	31	So Max. MSEL = 6 for 24x
11111	32	



Table - PLL Divider values

PSEL Bits (PLLIFg bits [6:5])	Value of P
00	1
01	2
10	4
11	8



\* STEP 3 - PLLFEED = 0xAA; PLLFEED = 0x55;

Table - PLL Feed register (PLLFEED - address 0xEDIF C08C, PLLFEED - address 0xEDIF C0AC) bit description

Bit	Symbol	Description	Reset Value
7:0	PLLFEED	The PLL feed sequence must be written to this register in order for PLL configuration and control register changes to take effect.	0x00

\* STEP 4 - while ( (PLLOSTAT & 0x00000400) == 0 ); PLLCK = 0;  
It can also be written as while ( ! (PLLOSTAT & 0x00000400) );

→ PLL status Register (PLLOSTAT) -

Table - PLL status register (PLLOSTAT - address 0xEDIF C088, PLLOSTAT - address 0xEDIF C0A8) bit description

→  
PLL

Bit	Symbol	Description	Reset Value
4:0	MSEL	Read-back for the PLL Multiplier value. This is the value currently used by the PLL.	0
6:5	PSEL	Read-back for the PLL Divider value. This is the value currently used by the PLL.	0
7	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
8	PHE	Read-back for the PLL Enable Bit. When one, the PLL is currently activated. When zero, the PLL is turned off. This bit is automatically cleared when Power-down mode is activated.	0
9	PHC	Read-back for the PLL Connect Bit. When PHC and PHE are both one, the PLL is connected as the clock source for the microcontroller. When either PHC or PHE is zero, the PLL is bypassed and the oscillator clock is used directly by the microcontroller. This bit is automatically cleared when Power-down mode is activated.	0
10	PLCK	Reflects the PLL Lock status. When zero, the PLL is not locked. When one, the PLL is locked onto the requested frequency.	0

\* STEP 5 - PLLCON = 0x03;

\* STEP 6 - PLLFEED = 0xAA; PLLFEED = 0x55;



\* STEP 1 - VPBDIV = 0x00; CLK = 60MHz and PCLK = 15MHz;

Table - VPB divider register map

Name	Description	Access	Reset Value	Address
VPBDIV	controls the rate of the VPB clock in relation to the processor clock.	R/W	0x00	0xED1F C100

\* REGISTER SUMMARY - PLL:

	7	6	5	4	3	2	1	0
PLLFEED	PLLFEED							
PLLCON							PLLC	PLLE
PLLDIFG	PSEL			MSEL				
VPBDIV	VPB.DIV							

	10	9	8	7	6	5	4	0
PLLSTAT	PLCK	PLLC	PLLE	PSEL			MSEL	