

LECTURE 26 - NXP LPC2148 PLL

* STEPS FOR PLL CONFIGURATION :

($\text{FOSC} = 12\text{MHz}$, $\text{CLK} = 60\text{MHz}$, $\text{PCLK} = 15\text{MHz}$)

- ① Enable PLL and Disconnect PLL from CPU and other peripherals
PLLCON = 0x01;
- ② Configure M value and P value
PLLCFG = 0x24;
- ③ Feed sequence for locking to desired frequency
PLLFEED = 0xAA; PLLFEED = 0x55;
- ④ Check whether the PLL has locked on to the desired frequency
while !(PLLOSTAT & 0x00000400); PLOCK = 0
- ⑤ Enable (again) PLL and connect the PLL to CPU
PLLCON = 0x03;
- ⑥ Feed sequence for connecting the PLL as system clock
PLLFEED = 0xAA; PLLFEED = 0x55;
- ⑦ Configure PCLK at 1/4 frequency of System clock
VPBDIV = 0x00; CLK = 60MHz and PCLK = 15MHz

* STEP 1 - PLLCON = 0x01;

Table - PLL Control register (PLLCON - address 0xED1F C080, PLHCON - address 0xED1F C0A0) bit description

Bit	Symbol	Description	Reset Value
0	PLLE	PLL Enable. When one, and after a valid PLL feed, this bit will activate the PLL and allow it to lock to the requested frequency.	0
1	PLLC	PLL Connect. When PLLE and PLLC are both set to one, and after a valid PLL feed, connects the PLL as the clock source for the microcontroller otherwise, the oscillator clock is used directly by the microcontroller.	0

7:2	-	Reserved, user software should not write ones NA to reserved bits. The value read from a reserved bit is not defined.	
-----	---	---	--

* STEP 2 - PLLCFG = 0x24;

Table - PLL configuration register (PLLCFG - address 0xED0F C084, PLLCFG - address 0xED0F C0A4) bit description

Bit	Symbol	Description	Reset Value
4:0	MSEL	PLL multiplier value. Supplies the value "m" in the PLL frequency calculations.	0
6:5	PSEL	PLL divider value. Supplies the value "P" in the PLL frequency calculations.	0
1	-	Reserved, user software should not write ones NA to reserved bits. The value read from a reserved bit is not defined.	

$$CCLK = M \times F_{osc}$$

$$F_{osc} = 12 \text{ MHz}, CCLK = 60 \text{ MHz}, M = ? = 5$$

$$F_{cco} = CCLK \times 2 \times P$$


$$F_{cco} = 156 \text{ MHz to } 320 \text{ MHz}, CCLK = 60 \text{ MHz}, P = ? = 2$$

Table - PLL multiplier values

MSEL Bits (PLLCFG bits [4:0])	Value of M	
00000	1	For 214x
00001	2	$F_{osc} = 10 - 25 \text{ MHz}$
00010	3	Max. CCLK > 60 MHz
---	---	
11110	31	so Max. MSEL = 6 for 214x
11111	32	

Table - PLL Divider values

PSEL Bits (PLLIFG bits [6:5])	Value of P
00	1
01	2
10	4
11	8



* STEP 3 - PLLFEED = 0xAA; PLLOFFED = 0x55;

Table - PLL Feed register (PLLFEED - address 0xED1F C08C, PLLFEED - address 0xED1F C0AC) bit description

Bit	Symbol	Description	Reset value
7:0	PLLFEED	The PLL feed sequence must be written to this register in order for PLL configuration and control register changes to take effect.	0x00

* STEP 4 - while ((PLLSTAT & 0x00000400) == 0); PLOCK = 0;
It can also be written as while (!((PLLSTAT & 0x00000400)).

→ PLL status Register (PLLSTAT) -

Table - PLL status register (PLLSTAT - address 0xED1F C088, PLLSTAT - address 0xED1F C0A8) bit description

PTD
→

Bit	Symbol	Description	Reset Value
4:0	MSEL	Read-back for the PLL multiplier value. This is the value currently used by the PLL.	0
6:5	PSEL	Read-back for the PLL divider value. This is the value currently used by the PLL.	0
7	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
8	PLE	Read-back for the PLL enable bit. When one, the PLL is currently activated. When zero, the PLL is turned off. This bit is automatically cleared when Power-down mode is activated.	0
9	PLC	Read-back for the PLL connect bit. When PLC and PLE are both one, the PLL is connected as the clock source for the microcontroller. When either PLC or PLE is zero, the PLL is bypassed and the oscillator clock is used directly by the microcontroller. This bit is automatically cleared when Power-down mode is activated.	0
10	PLOCK	Reflects the PLL lock status. When zero, the PLL is not locked. When one, the PLL is locked onto the requested frequency.	0

* STEP 5 - PLLOCON = 0x03;

* STEP 6 - PLLOFED = 0xAA; PLLOFED = 0x55;

* STEP 1 - VPBDIV = 0x00; CCLK = 60MHz AND PCLK = 15MHz;

Table - VPB divider register map

Name	Description	Access	Reset Value	Address
VPBDIV	controls the rate of the VPB clock in relation to the processor clock.	R/W	0x00	0xE01F C100

* REGISTER SUMMARY - PLL:

	7	6	5	4	3	2	1	0
PLLFEED					PLLFEED			
PLLCON							PLLC	PLLE
PLLDIVF			PSEL			MSEL		
VPBDIV								VPB DIV
	10	9	8	7	6	5	4	0
PLOCK	PLOCK	PLLC	PLLE		PSEL		MSEL	

LECTURE 27 - TIMER

Q. What is timer?

- A.
- ① Timer is fully depend upon the oscillator that attached externally to the microcontroller because it uses the frequency of oscillator to operate.
 - ② When we trigger timer it starts from initial value and run up to decided value stored by user in special function registers.
 - ③ When it reaches its maximum value, it overflows and a certain bit is decided to show overflow in SFR (special function register) also called flag bit.
 - ④ Some timers also used prescalar technique to enhance its limits. For example,

8-bit timer : $256 (2^8)$

16-bit timer : $65536 (2^{16})$

32-bit timer : 2^{32}

+ TIMER IN LPC2148:

- ① The LPC2148 has two functionally identical general purpose timers, Timer0 and Timer1. Both timer/counter with a programmable 32-bit prescaler; counter/timer operation.
- ② Up to four 32-bit capture channels per timer, that can take a snapshot of the timer value when an input signal transitions. A capture event may also optionally generate an interrupt.
- ③ Four 32-bit match registers that allow-
 - (i) continuous operation with optional interrupt generation on match.
 - (ii) stop timer on match with optional interrupt generation.
 - (iii) Reset timer on match with optional interrupt generation.

- ① Up to four external outputs corresponding to match registers, with the following capabilities -
- Set low on match.
 - Set high on match.
 - Toggle on match.
 - Do nothing on match.

* CAPTURE REGISTER:


As the name suggests it is used to capture input signal. When a transition event occurs on a capture pin, it can be used to copy the value of TC into any of the 4 Capture Register or to generate an interrupt. Hence, these can be also used to demodulate PWM signals.

* MATCH REGISTER:

A match register is a register which contains a specific value set by the user. When the timer starts, every time after TC is incremented, the value in TC is compared with match register. If it matches then it can reset the timer or can generate an interrupt as defined by the user. We are only concerned with match registers in this lecture.

Q. How timers in LPC2148 ARM1 microcontroller works?


- A. The heart of timers of the LPC2148 microcontroller is a 32-bit free running counter, which is designed to count cycles of the peripheral clock (PCLK) or an external clock, this counter is programmable with 32-bit prescaler.



The tick rate of the timer counter (TC) is controlled by the 32-bit number written in the prescale register (PR) in the following way-

- (i) There is a prescale counter (PC) which increments on each tick of the PCLK.
- (ii) When it reaches the value in the prescaler register, the timer count is incremented and the prescaler counter (PC) is reset, on the next PCLK.
- (iii) This cause the timer counter to increment on every PCLK when $PR \neq 0$, every 2 PCLKs when $PR = 1$, etc.

* LPC2148 TIMER BLOCK:



The prescale counter is incremented on every PCLK. When prescale counter reaches the value stored in the prescale register, the timer counter is incremented and the prescale counter is reset on the next PCLK.

The match register values are continuously compared to the timer counter value, when the two values are equal, actions (match pin / interrupt) can be triggered automatically.

* TIMER CONTROL REGISTER (TCR, TIMERO : TDTCR) :

Timer control register used to control the timer control functions. We'll enable, disable and reset timer counter (TC) through this register.

Bit	Symbol	Description	Reset value
0	Counter Enable	When one, the timer counter and prescale counter are enabled for counting. When zero, the counters are disabled.	0
1	Counter Reset	When one, the timer counter and the prescale counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.	0
7:2	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

* COUNT CONTROL REGISTER (CTCR, TIMERO : TDCTCR) :

The count control register (CTCR) is used to select between timer and counter mode, and in counter mode to select the pin and edge(s) for counting.

Bit	Symbol	Value	Description
1 ⁰	Counter/Timer Mode		This field selects which rising PCLK edges can increment timer's prescale counter (PC), or clear PC and increment timer counter by
00		00	Timer Mode: every rising PCLK edge
01		01	Counter Mode: TC is incremented on rising edges on the CAP input selected by bits 3:2
10		10	Counter mode: TC is incremented on falling edges on the CAP input selected by bits 3:2

II Counter mode: TC is incremented on both edges on the CAP input selected by bits 3:2.

* TIMER COUNTER (TC, TIMERO : TOCR):

This is the main counting register. Timer counter increments when PC reaches its maximum value as specified by PR. If timer is not reset explicitly (directly) or by using an interrupt then it will act as a free running counter which resets back to zero when it reaches its maximum value which is 0xFFFF FFFF.

* PRESCALE REGISTER (PR, TIMERO : TDPR):

The 32-bit prescale register specifies the maximum value for the prescale counter.

* PRESCALE COUNTER REGISTER (PC, TIMERO : TDPC):

- This register increments on every PCLK (peripheral clock). This register controls the resolution of the timer. When PC reaches the value in PR, PC is reset back to 0 and timer counter is incremented by 1.
- Hence if $PR=0$ then timer counter increments on every 1 PCLK. If $PR=9$, then timer counter increments on every 10th cycle of PCLK. Hence, by selecting an appropriate prescale value we can control the resolution of the timer.

* MATCH REGISTERS (MRO - MR3):

The match register values are continuously compared to the timer counter value. When the two values are equal, actions are triggered automatically. The action possibilities are to generate an interrupt, reset the timer counter, or stop the timer. Actions are controlled by the settings in the MCR register.

* MATCH CONTROL REGISTER : (MCR, TIMER0 : TDMCR)

This register is used to control which all operations can be done when the value in MR matches the value in TC. Bits 0, 1, 2 are for MRO, Bits 3, 4, 5 for MRI and so on. For MRO (Match Register 0):-

- ① Bit 0 - Interrupt on MRO i.e. trigger an interrupt when MRO matches TC. Interrupts are enabled when set to 1 and disabled when set to 0.
- ② Bit 1 - Reset on MRO. When set to 1, TC will be reset when it matched MRO. Disabled when set to 0.
- ③ Bit 2 - Stop on MRO. When set to 1, TC and PC will stop when MRO matches TC.
- ④ Similarly bits 3-5, 6-8, 9-11 are for MRI, MR2, MR3 respectively.

* INTERRUPT REGISTER (IR, TIMER0 : TDIR):

The interrupt register consists of four bits for the match interrupts and four bits for the capture interrupts.

Bit	Symbol	Description
0	MRO Interrupt	Interrupt flag for match channel 0.
1	MRI Interrupt	Interrupt flag for match channel 1.
2	MR2 Interrupt	Interrupt flag for match channel 2.
3	MR3 Interrupt	Interrupt flag for match channel 3.
4	CRO Interrupt	Interrupt flag for capture channel 0 event.
5	CRI Interrupt	Interrupt flag for capture channel 1 event.
6	CR2 Interrupt	Interrupt flag for capture channel 2 event.
7	CR3 Interrupt	Interrupt flag for capture channel 3 event.

* PRESCALE (TxPR) RELATED CALCULATIONS:

The delay or time required for 1 clock cycle at 'x' MHz is given by - $\frac{1}{x \times 10^6}$ seconds.

Hence, in our case when PR=0 i.e. TC increments at every PCLK the delay required per TC to increment by 1 is -

$$\frac{0+1}{60 \times 10^6} \text{ seconds}$$

Similarly when we set PR = 59999, the delay in this case will be -

$$\frac{59999+1}{60 \times 10^6} = \frac{60000}{60 \times 10^6} \times 1000 = \frac{1}{10^3} \text{ seconds}$$

which boils down to 0.001 seconds which is nothing but 1 milli-second i.e. ms. Hence, the delay required for TC to increment by 1 will be 1 ms.

* BASIC STEP FOR TIMER :

- ① Set appropriate value in TxCTCR.
- ② Define the prescale value in TxPR.
- ③ Set value(s) in match register(s), if required.
- ④ Set appropriate value in TrMCR if using match register/interrupt.
- ⑤ Reset timer, which resets PR and TC.
- ⑥ Set TxTCR to 0x01 to enable the timer when required.
- ⑦ Reset TxTCR to 0x00 to disable the timer when required.


Note - x denotes which timer we want to use.

LECTURE 28 - NXP's LPC2148 PWM

PWM is used for generating pulses, which in turn is used for motor control. There are 6 PWM channels available in LPC2148 namely, P0.0 - PWM1, P0.1 - PWM3, P0.7 - PWM2, P0.8 - PWM4, P0.9 - PWM6 and P0.21 - PWM5.


*** PWM TYPES:**

- ① Single Edge PWM - Pulse at the beginning or the ending of the period, trailing edge PWM or leading edge PWM respectively.
- ② Double Edge PWM - Pulse can be placed anywhere in the period.

*** PWM OPERATION:**

- IC matches MRL-6 (Duty Cycle)
 - PWM pin pulled Low.
- IC matches MRD (PWM Time Period)
 - Reset the IC value.
 - Pull the PWM pin High.

- Latches new Match register values
(Both Time Period - MRD and Duty cycle - MRI-6).



* PWM OPERATION - SUMMARY :

- ① The TC is being incremented as per the pre-scalar configuration. The PWM output is high as the TC is still less than duty cycle.
- ② TC is incremented to 40 and still the PWM pin is HIGH.
- ③ TC is incremented to 60 and it matches the Duty cycle (MRI=60).
- ④ Now the Comparator (green) will trigger the R of SR latch and pulls the PWM output to zero ($q=0$). TC still continues to increment.
- ⑤ TC is incremented to 80 and PWM pin is low as $TC > \text{Duty cycle}$.

- ⑥ Now TC is 100 and it matches the cycle time ($MRD = 100$).
 ⑦ Now, the comparator 2 (red) will trigger the S of SR latch and pulls the PWM output to ONE ($g=1$). It also resets the TC to zero. It updates shadow buffers with new match values from MRD and MRI.

* STEPS FOR SINGLE EDGE PWM CONFIGURATION:

(Generate PWM with period 10ms and duty cycle 1ms in PWM5 pin)

- ① Configure P0.21 as PWM5 pin
 $PINSEL1 = 0x00000400;$
- ② Configure single edge PWM mode
 $PWMPCR = 0x00;$
- ③ Configure Resolution of PWM is set at 1ms
 $PWMPR = 60000 - 1;$
- ④ Configure period of PWM is 10ms
 $PWMMRD = 10;$
- ⑤ Configure pulse width (duty cycle) of PWM5 is 1ms
 $PWMMR5 = 1;$
- ⑥ Configure TC to reset on match with PWMMRD
 $PWMMCR = (1 \ll 1);$
- ⑦ Update match registers PWMMRD and PWMMR5
 $PWMCR = (KK5) | (KK0);$
- ⑧ Enable PWM5 output
 $PWMPCR = (KK3);$
- ⑨ Reset PWM TC and PWM PR
 $PWMTCR = (KK1);$
- ⑩ Enable PWM timer counters and PWM mode (also Counter Reset = 0)
 $PWMJCR = (KK0) | (KK3);$

* STEP 1 - PINSEL1 = 0x00000400;

Bit	Symbol	Value	Function
11:10	P0.21	00	GPIO Port 0.21
		01	PWM5
		10	Reserved or AD1.6
		11	Capture 1.3 (Timer 1)

* STEP 2 - PWMPCR = 0x00;

Table - PWM control Register (PWMPCR - address 0xED01 404C)

bit description

Bit	Symbol	Value	Description	Reset Value
1:0	-		Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
2	PWMSEL2	1	selects double edge controlled mode for the PWM2 output.	0
		0	selects single edge controlled mode for PWM2.	
3	PWMSEL3	1	selects double edge controlled mode for the PWM3 output.	0
		0	selects single edge controlled mode for PWM3.	
4	PWMSEL4	1	selects double edge controlled mode for the PWM4 output.	0
		0	selects single edge controlled mode for PWM4.	
5	PWMSEL5	1	selects double edge controlled mode for the PWM5 output.	0

		o selects single edge controlled mode for PWM0.	
6	PWMSEL6	1	o selects double edge controlled mode for the PWM6 output.
		o	selects single edge controlled mode for PWM6.

* STEP 3 - PWMPR = 60000 - 1;

PWM block derives its clock from the peripheral clock (PCLK) - 60 MHz. Time taken for one PCLK cycle is $\frac{1}{60 \times 10^6}$.

So, time taken for 'x' PCLK cycles at 60MHz is $\frac{x}{60 \times 10^6}$.

If the prescale is considered, then $x = PC = PR + 1$.

If prescale register value is 59,

$$\text{Delay} = \frac{(59+1)}{60 \times 10^6} = 1 \mu\text{s.}$$

If prescale register value is 59999,

$$\text{Delay} = \frac{(59999+1)}{60 \times 10^6} = 1 \text{ms.}$$

* STEP 4 - PWMMRD = 10;

PWMMRD - PWM time period for all PWM channels

* STEP 5 - PWMMRS = 1;

PWMMRS - 6 - PWM duty cycle for each PWM channels respectively.

\overrightarrow{PDD}

STEP 6 - PWMMCR = (1<<1);

Table - Match Control Register (MCR, TIMER0 : TMCR - address 0xE000 4014 and TIMER1 : TIMCR - address 0xE000.8014) bit description

Bit	Symbol	Value	Description	Reset Value
0	PWMMR0I	1	Interrupt on PWMMRD: an interrupt is generated when PWMMRD matches the value in the PWMTC.	0
		0	This interrupt is disabled.	
1	PWMMR0R	1	Reset on PWMMRD: the PWMTC will be reset if PWMMRD matches it.	0
		0	This feature is disabled.	
2	PWMMR0S	1	Stop on PWMMRD: the PWMTC and PWMPC will be stopped and PWMTCR[0] will be set to 0 if PWMMRD matches the PWMTC.	0
		0	This feature is disabled.	
3	PWMMR1I	1	Interrupt on PWMMRI: an interrupt is generated when PWMMRI matches the value in the PWMTC.	0
		0	This interrupt is disabled.	
4	PWMMR1R	1	Reset on PWMMRI: the PWMTC will be reset if PWMMRI matches it.	0
		0	This feature is disabled.	
5	PWMMR1S	1	Stop on PWMMRI: the PWMTC and PWMPC will be stopped and PWMTCR[0] will be set to 0 if PWMMRI matches the PWMTC.	0
		0	This feature is disabled.	

* STEP 7 - PWMLER = $(1 \ll 5) | (1 \ll 0)$,

Table - PWM Latch Enable Register (PWMLER - address 0xE001 405D) bit description

bit	symbol	Description	Reset Value
0	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 0	0
0	Latch	register to be become effective when the timer is next reset by a PWM Match event	
1	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 1	0
1	Latch	register to be become effective when the timer is next reset by a PWM Match event	
2	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 2	0
2	Latch	register to be become effective when the timer is next reset by a PWM Match event	
3	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 3	0
3	Latch	register to be become effective when the timer is next reset by a PWM Match event	
4	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 4	0
4	Latch	register to be become effective when the timer is next reset by a PWM Match event	
5	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 5	0
5	Latch	register to be become effective when the timer is next reset by a PWM Match event	
6	Enable	Writing a one to this bit allows the last PWM Match value written to the PWM Match 6	0
6	Latch	register to be become effective when the timer is next reset by a PWM Match event	

* STEP 8 - PWMPCR = $(1 \ll 13)$:

Table - PWM Control Register (PWMPCR - address 0xE001 404C) bit registration

Bit	Symbol	Value	Description	Reset Value
9	PWMENAI	1	The PWM1 output enabled.	0
		0	The PWM1 output disabled.	
10	PWMENAZ	1	The PWM2 output enabled.	0
		0	The PWM2 output disabled.	
11	PWMENAS3	1	The PWM3 output enabled.	0
		0	The PWM3 output disabled.	
12	PWMENAS4	1	The PWM4 output enabled.	0
		0	The PWM4 output disabled.	
13	PWMENAS5	1	The PWM5 output enabled.	0
		0	The PWM5 output disabled.	
14	PWMENAS6	1	The PWM6 output enabled.	0
		0	The PWM6 output disabled.	

* STEP 9 - PWMTCR = (1<<1);

Table - PWM Timer Control Register (PWMTCR - address 0xEDD14004) bit description

Bit	Symbol	Description	Reset Value
0	Counter Enable	When one, the PWM Timer Counter and PWM Prescale Counter are enabled for counting. When zero, the counters are disabled.	0
1	Counter Reset	When one, the PWM Timer Counter and the PWM Prescale Counter are synchronously reset on the next positive edge of PCLK. The counters remain reset until TCR[1] is returned to zero.	0
2	-	Reserved, user software should not write ones to NA reserved bits. The value read from a reserved bit is not defined.	NA

3 PWM
Enable

When one, PWM mode is enabled. PWM mode causes shadow registers to operate in connection with the match registers. A program write to a Match register will not have an effect on the match result until the corresponding bit in PWMLTR has been set, followed by the occurrence of a PWM match 0 event. Note that the PWM match register that determines the PWM rate (PWM match 0) must be set up prior to the PWM being enabled. otherwise a match event will not occur to cause shadow register contents to become effective.

* STEP 10 - PWMTCR = (1<<0) | (K<3);

LECTURE 29 - LCD INTERFACING+ LCD PIN'S:

Pin Number	Name	Description
1	VSS	Power supply (GND)
2	VCC	Power supply (15V)
3	VEE	Contrast adjust
4	RS	0 = Instruction input 1 = Data input
5	R/W	0 = Write to LCD module 1 = Read from LCD module
6	EN	Enable signal
7	DD	Data bus line 0 (LSB)
8	D1	Data bus line 1
9	D2	Data bus line 2
10	D3	Data bus line 3
11	D4	Data bus line 4
12	D5	Data bus line 5
13	D6	Data bus line 6
14	D7	Data bus line 7 (MSB)

+ LCD COMMANDS:

Table - Frequently used commands and Instructions for LCD.

No.	Instruction	Hex	Decimal
1	Function set: 8-bit, 1 line, 5x7 dots	0x20	48
2	Function set: 8-bit, 2 line, 5x7 dots	0x38	56
3	Function set: 4-bit, 1 line, 5x1 dots	0x20	32
4	Function set: 4-bit, 2 line, 5x7 dots	0x28	40
5	Entry Mode	0x06	6

6	Display off Cursor off (clearing display without 0x08 clearing DDRAM content)	8
7	Display on Cursor on	0x0E 14
8	Display on Cursor off	0x0C 12
9	Display on Cursor blinking	0x0F 15
10	Shift entire display left	0x18 24
11	Shift entire display right	0x1C 30
13	Move cursor left by one character	0x10 16
14	Move cursor right by one character	0x14 20
15	Clear display (also clear DDRAM content)	0x01 1
16	Set DDRAM address or cursor position on display	0x80 + add* 128 + add*
17	Set CGRAM address or set pointer to CGRAM location	0x40 64 + + add** add***

* STEPS TO PRINT A CHARACTER - LCD:

① Set P0.12 to P0.15 LCD data (D4 to D7). P0.4, 5, 6 as RS, RW and EN as o/p

$$100\text{DIR} = 0x00000FFF0;$$

② Set the Function set 14-bit interface, two line, 5x8 dots)
LCD-CMD (0x28);

③ Clear LCD display

$$\text{LCD-CMD (0x01);}$$

④ Initialize cursor to Home position
LCD-CMD (0x02);

⑤ Set the entry mode (cursor increment, display shift off)
LCD-CMD (0x06);

⑥ Display on, cursor off and Blink off
LCD-CMD (0x0C);

⑦ Set the cursor to First line or second line
LCD-CMD (0x80 + Pos); or LCD-CMD (0x00 + Pos);


⑧ Display the character

$$\text{LCD-CHAR (C);}$$

* STEP 1 - 100DIR = 0x0000FFFF;


* STEP 2 - LCD-CMD (0x28);
Function set command

Instruction	Instruction code										Description
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
Function set	0	0	0	0	1	D _L	N	F	-	-	Set interface data length (D _L : 8-bit/4-bit), numbers of display line (N: 2-line/1-line) and, display font type (F: 5x11 dots/5x8 dots)



* STEP 3 - LCD-CMD (0x01);
clear Display command

Instruction	Instruction code										Description
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
Clear Display	0	0	0	0	0	0	0	0	1		Write "00H" to DDRAM and set DDRAM address to "00H" from AC.



* STEP 4 - LCD-CMD (0x02);
Cursor Home Command

* STEP 5 - LCD-CMD ($0x06$):

Entry mode set command

Instruction	Instruction Code										Description
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0	
Entry Mode Set	0	0	0	0	0	0	0	1	HD SH	0000	Assign cursor moving direction and enable the shift of entire display.

STEP 8 - LCD_CMD (0x0C)

Display control command

Instruction	Instruction code										Description	
	RS	R/W	DB7	DB6	DB5	DB4	DB3	DB2	DB1	DB0		
Display ON/OFF control	0	0	0	0	0	0	1	0	C	B	Set display (0), cursor (0), and blinking of cursor (1) (B) on/off control bit.	

0	0	0	0	1	1	0	0
0				1			

* STEP 1 - LCD-CMD (0x8D + Pos); (or) LCD-CMD (0xCO + Pos);

* STEP 8 - LCD-CHAR (c);

* LCD COMMAND WRITE (4-BIT):

① Set LCD-RS = 0 & LCD-RW = 0

100CLR = 0x00000000;

② Split MSB 4-Bits of LCD command

cmd-MSB = cmd & 0xF0;

cmd-MSSB = cmd-MSB >> 4;

③ Move MSB nibble to PORTD - PD.15 to PD.12

100PIN = cmd-MSB;

④ Give LCD Enable signal

100SET = 0x00000040; //EN=1

delay-ms(5);

100CLR = 0x00000040; //EN=0

⑤ Split LSB 4-Bits of LCD command

cmd-LSB = cmd & 0x0F;

cmd-LSB = cmd-LSB << 12;

⑥ Move LSB nibble to PORTD - PD.15 to PD.12

100PIN = cmd-LSB;

⑦ Give LCD Enable signal

100SET = 0x00000040; //EN=1

delay-ms(5);

100CLR = 0x00000040; //EN=0

* STEP 1 - 100CLR = 0x00000030;

* STEP 2 - cmd-MSB = cmd & 0xF0;

cmd-MSB = cmd-MSB << 8;

cmd 0100 1001
 $\& 0xF0$ 1111 0000
 cmd-MSB 1000 0000

cmd-MSB 0000 0000 0100 0000
 $\ll 8$
 cmd-MSB 0100 0000 0000 0000

* STEP 3 - 100PIN = cmd-MSB;

PORTE

15 14 13 12

 100PIN = D100 0000 0000 0000

* STEP 4 - 100SET = 0x00000040; //EN=1

delay-ms(5);

100CLR = 0x00000040; //EN=0

* STEP 5 - cmd-LSB = cmd & 0x0F;

cmd-LSB = cmd-LSB << 12;

cmd 0100 1001
 $\& 0xF$ 0000 1111
 cmd-LSB 0000 1001
 $\ll 12$
 cmd-LSB 1001 0000 0000 0000

* STEP 6 - 100PIN = cmd-LSB;

PORTE

15 14 13 12

 100PIN = D101 0000 0000 0000

* STEP 1 - 100SET = 0x00000040; //EN=1

delay_ms(5);

100CLR = 0x00000040; //EN=0

* LCD DATA WRITE (4-BIT):

① Set LCD_RS = 1 & LCD_RW = 0

100SET = 0x00000010; //RS=1

100CLR = 0x00000020; //RW=0

② Split MSB 4-Bits of LCD command

data_MSB = data & 0xF0;

data_MSB = data_MSB << 8;

③ Move MSB nibble to PORTD - PD.15 to PD.12

100PIN = data_MSB;

④ Give LCD Enable signal

100SET = 0x00000040; //EN=1

delay_ms(5);

100CLR = 0x00000040; //EN=0

⑤ Split LSB 4-Bits of LCD command

data_LSB = data & 0x0F;

data_LSB = data_LSB << 12;

⑥ Move LSB nibble to PORTD - PD.15 to PD.12

100PIN = data_LSB;

⑦ Give LCD Enable signal

100SET = 0x00000040; //EN=1

delay_ms(5);

100CLR = 0x00000040; //EN=0

* STEP 1 - 100SET = 0x00000010; //RS=1


100CLR = 0x00000020; //RW=0

- * STEP 2 - $\text{data_MSB} = \text{data} \& \text{0xFF}$
 $\text{data_MSB} = \text{data_MSB} \ll 8;$

data 0100 1001	data-MSB 0000 0000 0100 0000
0xFF 1111 0000	<< 8
data-MSB [0100] 0000	data-MSB [0100] 0000 0000 0000

- * STEP 3 - $\text{IOPIN} = \text{data_MSB};$

PORJD



- * STEP 4 - $\text{IODET} = 0x00000040; //EN=1$

delay-ms(15);

$\text{IODCLR} = 0x00000040; //EN=0$


- * STEP 5 - $\text{data_LSB} = \text{data} \& \text{0xF};$

$\text{data_LSB} = \text{data_LSB} \ll 12;$

data 0100 1001	data-LSB 0000 0000 0000 1001
& 0xF 0000 1111	<< 12
data-LSB 0000 1001	data-LSB [1001] 0000 0000 0000

- * STEP 6 - $\text{IOPIN} = \text{data_LSB};$

PORTE



- * STEP 7 - $\text{IODET} = 0x00000040; //EN=1$

delay-ms(5);

$\text{IODCLR} = 0x00000040; //EN=0$

LECTURE 30 - RELAY INTERFACING

Relay is an electromechanical device, having an electromagnet inside the relay. It is used as a switching device, acts as a driver to the actuator.


relay:

NC = normally closed

diode

C = common

NO = normally open



transistor:

B = base

C = collector

E = emitter


Figure - circuit for controlling an AC or other high-current device from a microcontroller by using a relay

when the coil is energized, the pole will come in contact with normally open and the bulb will glow. Hence, the common acts as a switch. The coil is switch ON using a transistor.

The DC source is set as the same voltage of the relay, i.e. 5V. The diode is used to remove the back EMF.

LECTURE 31 - DC MOTOR CONTROL

In the earlier lecture, we had controlled the motor using a relay. Here, we'll control the direction of the DC motor, using H Bridge.




Clockwise rotation - Switch ON S_1 & S_4 .

Anti-clockwise rotation - Switch ON S_3 & S_2 .

Clockwise rotation - q_1 (Logic 0) & q_4 (Logic 1).

Anti-clockwise rotation - q_3 (Logic 0) & q_2 (Logic 1).



There are two H bridges which can be used to control ^{two} DC motors. All the transistors mentioned earlier are embedded in this IC. This can control the direction of the DC motors.

Pin Number 16 (VSS) acts as VCC to the IC. This is programmed as 0V since the IC works on 5V voltage supply, not 3.3V as in the earlier lectures. Four grounds are present in this IC, all of which are shorted.

Pin Number 8 (VS) is the ^{source} voltage that has to be applied to the motor. Since we are using 5V motor, we are equating VS to 5V. Input 1 and 2 are used to give input to motor 1. Similarly, input 3 and 4 are used to give input to motor 2.




The first motor is connected across output 1 and 2. Similarly, the second motor is connected across output 3 and 4. To rotate the first motor in clockwise direction, we need to give 1 and 0 as input to input 1 and 2 respectively. To rotate it in the anticlockwise direction, we need to give 0 and 1 as input to input 1 and 2 respectively.

To rotate the second motor in clockwise direction, we need to give 1 and 0 as input 4 and 3 respectively. To rotate it in the anticlockwise direction, we need to give 0 and 1 as input to input 4 and 3 respectively.

LECTURE 32 - STEPPER MOTOR CONTROL* STEP ANGLE:



$$\text{Step Angle} = 15^\circ$$

Number of steps required to complete a rotation = 8

* UNIPOLAR STEPPER:

conceptual Unipolar stepper motor Diagram

This popular configuration is used where, motor supply is connected to centres of both winding and ground to each winding end is controlled through motor driver circuit and microcontroller.


* BIPOLAR STEPPER:

PPD

conceptual Bipolar
stepper Motor diagram

This configuration requires control of current direction flow through each winding to control alteration of magnetic poles on winding required to attract and repel respective rotor poles.

* PERMANENT MAGNET STEPPER:



Stepper motor is a brushless DC motor that divides the full rotation angle of 360° into number of equal steps. The motor is rotated by applying a certain sequence of control signals. The speed of rotation can be changed by changing the rate at which the control signals are applied.

Various stepper motors with different step angles and torque ratings are available in the market. Microcontroller can be used to apply different control signals to the motor to make it rotate according to the need of the application.

To find winding coils and their centre tap leads, measure resistance in between the leads. From centre leads we will get half the resistance value as compared to the resistance between winding ends.

LECTURE 33 - SEVEN SEGMENT DISPLAY

since seven segment can withstand harsh conditions, it is still continued to be used in many places. Here, the contrast is more compared to LCD. Voltage/current displays use seven segment and they are available at different sizes in the market.

Alphanumeric and Hexadecimal values can be displayed using seven segment. Generally, 8 LEDs are present along with a decimal point. There are 10 external pins having two grounds to reduce the circuit complexity.

There are two types of seven segment display, namely, common Cathode and common Anode. In the common cathode, all the cathode of the 8 LEDs are shorted together and taken out as a ground pin. Whereas in the common anode, all the anode of the 8 LEDs are shorted together and taken out as VCC pin.

To make a particular segment ON, write 1 to the corresponding pin in case of common cathode. Whereas, this is opposite in the case of common anode. Since VCC (+5V) is connected, to make a particular segment ON, write 0 to the corresponding pin.

In Proteus, decimal point is not available.

	P0.7	P0.6	P0.5	P0.4	P0.3	P0.2	P0.1	P0.0	IOPIN0
	a	b	c	d	e	f	g	dp	
0	1	1	1	1	1	1	0	0	0xF0
1	0	1	1	0	0	0	0	0	0x60
2	1	1	0	1	1	0	1	0	0xDA
3	1	1	1	1	0	0	1	0	0xF2
4	0	1	1	0	0	1	1	0	0x66
5	1	0	1	1	0	1	1	0	0xBB
6	1	0	1	1	1	1	0	0xBE	
7	1	1	1	0	0	0	0	0	0xED
8	1	1	1	1	1	1	1	0	0xFE
9	1	1	1	1	0	1	1	0	0xF6