


LECTURE 20 - VART

(UNIVERSAL ASYNCHRONOUS RECEIVER AND TRANSMITTER)

- * ARM IS PC SERIAL COMMUNICATION: [each bit of data will be sent serially one after another.]
- ↳ PARALLEL COMMUNICATION [FASTER SPEED / MORE HARDWARE CONNECTIONS]



Common ground of sharing

RS232

Logic 1 - V_{cc} (3.3V)


Logic 1 - -3V to -15V

Logic 0 - 0V

Logic 0 - +3V to +15V

[error correction mechanism]

- * DB9 CONNECTOR DETAILS: [Hyper Terminals Software - Virtual Terminal]



- Q. Why do we have a range of voltage level for RS232 as opposed to TTL?
- A. The cable length between ARM and PC can be 10 m. Therefore, to reduce voltage drop in the data cable over this distance, we have such a range.

* VARTO AND VART1 :

VARTO

P0.0/TXDO/PWM1 [19]
 P1.31/FRT [20]
 P0.1/RXDO/PWM3/EINT0 [21]

VART1

[34] P0.9/RXD1/PWM6/EINT3
 [33] P0.8/TXD1/PWM5

VARTO can also be used for programming the microcontroller in boot load mode of operation. Boot loader is a small program that is already burnt in the microcontroller and instead of using an external programmer, program file is supplied through the serial port via the boot loader.

Boot loader will receive the data coming through the serial port and write to the actual flash memory of the microcontroller. For the boot loader to receive the file, we use VARTO.

LECTURE 21 - VART Tx

* STEPS TO TRANSMIT A CHARACTER: (ARM TO PC)

- ① Set P0.0 pin as TxD & P0.1 pin as RxD - (V.SARTO)
 $\text{PINSEL0} = 0x00000005$; // Pin Select 0
- ② Set 8 bits - no Parity - 1 Stop bit for Txision & DLAB = 1
 $\text{VOLR} = 0x83$; // Line Control Register
- ③ Set BAUD Rate as 9600 bps - 15 MHz VPB Clock (PCLK)
 $\text{VDLL} = 91$; // Division Latch LSB
- ④ Disable Access to Divisor Latches
 $\text{VDLR} = 0x03$; // DLAB = 0 Bit - 1
- ⑤ Wait until VARTO ready to send character
 $\text{while } ((\text{VOLSR} \& 0x20))$; // Line status Register - THRE
- ⑥ Send a character to VART Transmit Register
 $\text{VTHR} = 'a'$; // Transmit Holding Register

* STEP 1 - PINSEL0 = 0x00000005;

→ PINSEL0 Register -

Bit	Symbol	Value	Function	Reset value
1:0	P0.0	00	GPIO Port 0.0	0
		01	TxD (UART0)	
		10	PWM1	
		11	Reserved	
3:2	P0.1	00	GPIO Port 0.1	0
		01	RxD (UART0)	
		10	PWM3	
		11	Reserved	
17:16	P0.8	00	GPIO Port 0.8	0
		01	TxD (UART1)	
		10	PWM4	
		11	Reserved or AD 1.1	
19:18	P0.9	00	GPIO Port 0.9	0
		01	RxD (UART1)	
		10	PWM6	
		11	EINT3	

PINSEL0 = 0x00000005; //UART0

PINSEL0 = 0x00050000; //UART1

* STEP 2 - VOLCR = 0x83;

→ Parameters - Serial Communication -

① Data Length - Bits for Tx or Rx (8 bits)


② Parity Bit - (Eg. 1110 - odd, 0101 - even) (Error correction)

③ Stop Bits

④ Baud Rate - Number of bits Tx/Rx per second (bps) [9600 bps]

PTD

→ Data Frame Format - Serial Communication -



→ VOTER (Line Control Register) - (32-bit)

Bit	Symbol	Value	Description	Reset Value
5:0	Word length	00	5 bit character length	0
	Length Select	01	6 bit character length	
	Select	10	7 bit character length	
		11	8 bit character length	
2	stop bit Select	0	1 stop bit	0
	Select	1	2 stop bits (1.5 if VOTER[5:0]=00).	
3	Parity enable	0	Disable parity generation & checking	0
	Parity Select	1	Enable parity generation & checking.	
5:4	Parity	00	odd parity: number of 1s in the transmitted character and the attached parity bit will be odd.	0
	Select	01	Even parity: Number of 1s in the transmitted character and the attached parity bit will be even.	
		10	Forced "1" stick parity.	
		11	Forced "0" stick parity.	
6	Break control	0	Disable break transmission.	0
		1	Enable break transmission. output pin VARIO/TxD is forced to logic 0 when VOTER[6] is active high.	
7	Divisor latch Access E&T (DLAB)	0	Disable access to Divisor Latches.	0
		1	Enable access to Divisor Latches.	

↓
Enable access to write in DTR/DSR

VOLCR-DRES	1	0	0	0	0	0	1	1
	8						3	

* STEP 3 - VODLL = 97:

VARTO divisor latch
→ MSB-Bit

Table - VARTO divisor latch LSB register (VODLL - address 0xED00 0000, when DLAB=1) bit description

Bit	Symbol	Description	Reset Value
7:0	DLL	The VARTO divisor latch LSB Register, along with the VODLM register, determines the baud rate of the VARTO.	0x01

VARTO divisor latch
→ MSB-Bit

Table - VARTO divisor latch MSB register (VODLM - address 0xED00 0004, when DLAB=1) bit description

Bit	Symbol	Description	Reset Value
7:0	DLM	The VARTO divisor latch MSB Register, along with the VODLL register, determines the baud rate of the VARTO.	0x00

peripheral for generating the clock
for baud rate

→ Baud Rate calculation - Fractional Baud Rate Generator -

$$\text{VARTO baudrate} = \frac{\text{PCLK}}{16 \times (16 \times \text{VODLM} + \text{VODLL})} \times \frac{\text{MulVal}}{(\text{MulVal} + \text{DivAddVal})}$$

(Default value of VODLL = 0x01)

→ Example 1 -

PCLK = 30 MHz and Required Baud Rate is 9600 bauds.

start with VODLM = 0, DIVADDVAL = 0 and MULVAL = 1

We have PCLK = 30 MHz = 30×10^6 Hz

We get $VODLL = 195.3125$, since it must be an integer, we use 195, i.e., $VODLL = 195$.

On substituting $VODLL = 195$ in Baud Rate equation, we get -

$$\text{Baud Rate} = 9615.38, \text{Error} = +15.98 \text{ from } 9600.$$

Error - as low as possible by adjusting MULVAL and DIVADDVAL. Maximum value of MULVAL and DIVADDVAL is 15.

Substituting $MULVAL = 15$ and $DIVADDVAL = 1$, we get $VODLL = 183$

Substituting $VODLL = 183$ in Baud Rate equation, we get -

$$\text{Baud Rate} = 9605.53, \text{i.e. } \approx 9605!$$

The final configuration is as follows -

$$PCLK = 30 \times 10^6 \text{ Hz}$$

$$VODLM = 0$$

$$MULVAL = 15$$

$$DIVADDVAL = 1$$



Example 2 -

PCLK = 60 MHz and Required Baud Rate is 9600 bauds.

Start with $VODLM = 0$, $DIVADDVAL = 0$ & $MULVAL = 1$ with $PCLK = 60 \times 10^6 \text{ Hz}$

We get $VODLL = 390.625$ (i.e. ≈ 390). But VODL is 8-bit!

so, we set $VODLM = 1$ and find $VODLL$. New $VODLL = 135$

Substituting $VODLM$ and DLL in Baud Rate equation, we get -

$$\text{Baud Rate} = 9590.89, \text{Error} = -9.21$$

Substituting $MULVAL = 15$, we find that New $VODLL = 110$

Substituting New $VODLL$ in Baud Rate equation, we find that -

$$\text{Baud Rate} = 9605.53 \text{ which is } \approx 9605!$$

Hence, the final configuration is as follows-

$$\text{PCLK} = 60 \times 10^6 \text{ Hz}$$

$$\text{UDLL} = 110$$

$$\text{UDLM} = 1$$

$$\text{MULVAL} = 15$$

$$\text{DIVADDVAL} = 0$$

→ Example 3 -

USART0 baudrate = 9600 bps

$$\text{PCLK} = 15 \text{ MHz}$$

$$\text{UDLM} = 0$$

$$\text{MULVal} = 1$$

$$\text{DivAddVal} = 0$$

$$\text{UDLL} = ?$$

$$\text{UDLL} = 97$$

* STEP 4 - VOLCR = 0x03; - Disable the access for Divisor Latch

VOLCR = 0x03	0	0	0	0	0	0	1	1
	0	0	0	0	0	0	1	1

* STEP 5 - while ((VOLSR & 0x20) == 0); - checks whether shift register is empty or not
It can also be written as while (! (VOLSR & 0x20));

→ VOLSR (line status Register) -

Bit	Symbol	Value	Description	Reset value
0	Receiver data ready (RDR)	0	VOLSR0 is set when the VDRBR holds an unread character and is cleared when the VARTO RBR FIFO is empty.	0
		1	VDRBR is empty.	
1	Overrun	1	VDRBR contains valid data.	
			The overrun error condition is set	0

Error
(DE)

as soon as it occurs. An VOLSR read clears VOLSR1. VOLSR1 is set when VARTD RSR has a new character assembled and the VARTD RBR FIFO is full. In this case, the VARTD RBR FIFO will not be overwritten and the character in the VARTD RSR will be lost.

0

Overrun error status is inactive.

1

Overrun error status is active.

2 Parity
error
(PE)

When the parity bit of a received character is in the wrong state, a parity error occurs. An VOLSR read clears VOLSR[2]. Time of parity error detection is dependent on VDFCR[6].

0

Note - A parity error is associated with the character at the top of the VARTD RBR FIFO.

0

Parity error status is inactive.

1

Parity error status is active.

5 Transmitter
Holding
Register
Empty
(THRE)

0

THRE is set immediately upon detection of an empty VARTD THR and is cleared on a VOTHR write.

1

VOTHR contains valid data

✓

VOTHR is empty.

VOLSR & CX20	0	0	THRE	0	0	0	0	0	0
	2/0						0		

* STEP 6 - VOTHR = 'a';

ASCII value of character will be sent to parallel-to-serial shift register. Based on clock given, character will be sent out serially through the TxPin.

shadow
register