

* COURSE OBJECTIVES :

- ① To introduce the advanced features of an advanced RISC microcontroller - Microprocessor.
- ② To apply the knowledge of embedded C Programming for configuring various peripherals of a microcontroller.
- ③ To Design and Develop Microcontroller based solution for solving real world problems.

* COURSE OUTCOMES :

- ① Able to identify the importance of 32 bit Microprocessor.
- ② Able to understand architecture of the ARM processor.
- ③ Able to analyze Peripherals and their programming aspects.
- ④ Able to design and develop embedded systems using microcontroller.

Q. What is an Embedded system?

A. System in which software (firmware) is embedded into the hardware. The core part of the system will be a programmable device (microprocessor / microcontroller / etc.)

Examples -


- | | |
|-----------------|------------------------|
| ① Avionics | ④ Consumer Electronics |
| ② Communication | ⑤ Office Equipments |
| ③ Automobile | ⑥ Household Appliances |

* AUTOMOTIVE EMBEDDED SYSTEMS :


Today's high-end automobile have >80 microprocessors:

- ① 4-bit microcontroller checks seat belt;
- ② microcontrollers run dashboard devices;
- ③ 16/32-bit microprocessor controls engine.
- ④ Millions lines of code


* OPERATIONS - EMBEDDED SYSTEMS :



* EMBEDDED SYSTEMS - EXAMPLE : (TEMPERATURE CONTROLLER)



Replacing micro-processor with a micro-controller,



* MICROPROCESSOR :

- ① requires 'internal' support hardware
Example - External RAM, ROM, peripherals
- ② Application : Processing - Arithmetic, logic operations.

* MICROCONTROLLER :

- ① Very little external support hardware / stand alone.
- ② Most RAM, ROM and peripherals on chip.
- ③ "Computer on a chip", or "System on chip" (soc)
- Example - PIC (Peripheral Interface Controller)
- ④ Application : Controlling purposes.

Q. Why Embedded Systems ?

- ① Reduced number of components.
- ② Reduced size.
- ③ Reduced cost.
- ④ Reduced power consumption.
- ⑤ Easier upgradation.
- ⑥ Easier troubleshooting & maintenance.
- ⑦ Best suited for specific controlling applications.

* NOTE : The CPU of a microcontroller contains oscillator (10-40 MHz), A/D converter, Microprocessor, RAM, and program memory. [Refer to slide for diagrammatic representation.]

* VARIOUS MICROCONTROLLERS :

① 8 bit microcontrollers

- (i) Microchip - PIC 16 & 18 series
- (ii) Atmel - 89C51
- (iii) Intel - 8051
- (iv) Motorola - 68HCxx series

② 16 bit microcontrollers

- (i) Microchip - PIC 18 series

③ 32 bit microcontrollers


- (i) ARM processors

④ DSP based microcontrollers


- (i) Stark

X TWO DIFFERENT ARCHITECTURES:

WORKS: Path through which interaction takes place [collection of signals between memory and CPU simultaneously]



Harvard Architecture



Von-Neumann Architecture

VON-NEUMANN ARCHITECTURE

HARVARD ARCHITECTURE

- | | |
|--|---|
| <p>① It is ancient computer architecture based on stored program computer concept.</p> <p>② Same physical memory address is used for instructions and data.</p> <p>③ There is common bus for data and instruction transfer.</p> <p>④ Two clock cycles are required to execute single instruction.</p> <p>⑤ It is cheaper in cost.</p> <p>⑥ CPU cannot access instructions and read/write at the same time.</p> | <p>It is modern computer architecture based on Harvard Mark I relay based model.</p> <p>separate physical memory address is used for instructions and data.</p> <p>separate buses are used for transferring data and instruction.</p> <p>An instruction is executed in a single cycle.</p> <p>It is costly than Von Neumann Architecture.</p> <p>CPU can access instructions and read/write at the same time.</p> |
|--|---|

- ① It is used in personal computers and small computers. It is used in micro controllers and signal processing.

* RISC VS CISC PROCESSOR :

COMPLEX INSTRUCTION SET COMPUTER (CISC)	REDUCED INSTRUCTION SET COMPUTER (RISC)
① A large number of instructions are present in the architecture. (usually 700)	very fewer instructions are present. The number of instructions are generally less than 100 (usually 50)
② Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another and others that copy multiple registers to and from memory.	No instruction with a long execution time due to very simple instruction set. Some early RISC machines did not even have an integer multiply instruction, requiring compilers to implement multiplication as a sequence of additions.
③ Variable-length encodings of the instructions.	Fixed-length encodings of the instructions are used.
Example - In IA32, instruction size can range from 1 to 15 bytes.	example - In PA32, generally all instructions are encoded as 4 bytes.
④ Multiple formats are supported for specifying operands. A memory operand specifier can have many different combinations of displacement, base and index registers.	Simple addressing formats are supported. Only base and displacement addressing is allowed.
⑤ CISC supports array. Several addressing modes	RISC does not support array. Only a few addressing modes.

⑥ Arithmetic and logical operations can be applied to both memory and register operands.

Arithmetic and logical operations only use register operands. Memory referencing is only allowed by load and store instructions, i.e.

reading from memory into a register and writing from a register to memory respectively.

⑦ Implementation programs are hidden from machine level programs. The ISA provides a clear abstraction between programs and how they get executed.

Implementation programs are exposed to machine level programs. Few RISC machines do not allow specific instruction sequences.

⑧ Condition codes are used. The stack is being used for procedure arguments and return addresses.

No condition codes are used. Registers are being used for procedure arguments and return addresses. Memory references can be avoided by some procedures.

⑨ Usually takes more than 1 internal clock cycle (T_{cycle}) to execute. 1 instruction in 1 internal clock cycle (T_{cycle}) to execute.

⑩ Used in : 80x86, 8051, 68HC11, etc.

Used in : SPARC, ALPHA, ATMEL AVR, etc.

* DIFFERENCE BETWEEN MICROPROCESSOR AND MICROCONTROLLER

MICROPROCESSOR

① Microprocessor is the heart of computer system. It is only a processor, so memory and I/O components need to be connected externally.

② Memory and I/O has to be connected externally, as the circuit becomes large.

③ You cannot use it in compact systems. Cost of the entire system is high.

④ Due to external components, the total power consumption is high. Therefore, it is not ideal for the devices running on stored power like batteries.

⑤ Most of the microprocessors do not have power saving features. It is mainly used in personal computers.

⑥ It has a smaller number of registers, so more operations are memory-based.

⑦ It is based on Von-Neumann model. It is a central processing unit on a single silicon-based integrated chip.

⑧ It has no RAM, ROM, I/O units, timers and other peripherals on the chip.

MICROCONTROLLER

Microcontroller is the heart of an embedded system. It has a processor along with internal memory and I/O components.

Memory and I/O are already present, and the internal circuit is small.

You can use it in compact systems. Cost of the entire system is low.

As external components are less, total power consumption is less. So it can be used with devices running on stored power like batteries.

Most of the microcontrollers offer power-saving mode. It is used mainly in a washing machine, MP3 players, and embedded systems.

It has a more number of registers, so the programs are easier to read/write.

It is based on Harvard architecture. It is a byproduct of the development of microprocessors with a CPU along with other peripherals.

It has a CPU along with RAM, ROM, and other peripherals embedded on a single chip.

- | | |
|---|--|
| <p>(i) It uses an external bus to interface to RAM, ROM, and other peripherals.</p> <p>(ii) Microprocessor-based systems can run at a very high speed because of the technology involved.</p> <p>(iii) It is used for general purpose applications that allow you to handle loads of data.</p> <p>(iv) It is complex and expensive, with a large number of instructions to process.</p> | <p>It uses an internal controlling bus.</p> <p>Microcontroller-based systems run up to 200 MHz or more depending on the architecture.</p> <p>It is used for application-specific systems.</p> <p>It is simple and inexpensive with less number of instructions to process.</p> |
|---|--|

LECTURE 2 - INTRODUCTION TO ARM PROCESSOR

* BRIEF HISTORY OF ARM

- ① ARM was developed at Acorn Computer Limited of Cambridge, England between 1983 and 1985.
- ② RISC concept introduced in 1980 at Stanford & Berkley.
- ③ ARM Limited founded in 1990.

* ARM Core - Subdivisions

- (i) Licensed to partners to develop and fabricate new micro-controllers
- (ii) Software tools

Intellectual property core (IP)

* FEATURES OF BASIC RISC ARCHITECTURE

- ① A Large Uniform Register File
- ② Load-Store Architecture, where data processing operates on register content only.
- ③ Uniform and fixed length Instructions
- ④ Instructions are 32-bit long

Collection of registers - some 128 (32 bit)

Assembly language program
Advanced C programming

⑤ Good Speed / Power Consumption Ratio

⑥ High Code Density - Data in a unit area

- * PRINCIPLE FEATURES / ENHANCEMENTS IN ARM:
- ① Control over ALU and Shifter for every data processing operations to maximize their usage.
 - ② Auto-Increment and Auto-Decrement Addressing modes to optimize program loops.
 - ③ Load and Store multiple Instructions to maximize data throughput.
 - ④ Conditional Execution of Instructions to maximize execution throughput.

* ARM ARCHITECTURE VERSIONS:

- ① Version 1 (1983-1985) - 26 bit Addressing, no multiply or coprocessor
- ② Version 2 - Includes 32-bit result multiply coprocessor
- ③ Version 3 - 32-bit Addressing
- ④ Version 4 - Add Signed, Unsigned Half-word & Signed Byte load & store Instructions
- ⑤ Version 4T - 16-bit Thumb - compressed form of Instructions
- ⑥ Version 5T - Superset of 4T adding new Instructions
- ⑦ Version 5TE - Add Signal Processing Extension

Examples -

ARM6 : v3

ARM7 : v3

ARM7TDMI : v4T (LPC 2148)

StrongArm : v4

ARM9E-S : v5TE

- T: Thumb instruction support (16-bit) - Compressed ARM
 D: On-chip debug support [Subset of ARM instructions]
 M: Enhanced multiplier
 I: Embedded ICE hardware ~~in circuit emulator~~
 T2: Thumb+2 ~~bytes per instruction~~
 S: Synthesizable code ~~with optimisation~~
 E: Enhanced DSP instruction set ~~for signal processing~~
 J: Java support, Jazelle ~~instruction mapping~~
 Z: Should be TrustZone ~~algorithm details~~
 F: Floating point unit ~~implementation~~
 Handshake, clockless design for synchronous or ~~asynchronous~~ ~~design~~

* ARM vs. THUMB COMPARISON:

ARM	THUMB
① 32-bit instruction set	16-bit instruction set
② 3-data address instructions	2-data address instructions
③ 16 general purpose registers	8 general purpose registers
④ More regular binary encoding	Greater code intensity.

NOTE - (Thumb) If used correctly, can lead to better performance/power efficiency.

* OVERVIEW - CORE DATA PATH:

- ① Data items are placed in Register File. ~~ALU~~
 ② No data processing instructions directly manipulate data in memory. ~~ALU~~
 ③ Instructions typically use two source registers and single result or destination registers. ~~ALU~~
 ④ A barrel shifter on the data path can pre-process data before it enters into ALU.

Indicates that the normal register used by user or system mode has been replaced by an alternative register specific to the exception mode -> Banked Registers

classmate

Date _____
Page 11

- ① Increment/decrement logic can update the register content for sequential access independent of A[16].

* BASIC ARM ORGANIZATION:

[Refer to slide 9 for diagrammatic representation.]

LECTURE 3 - ARM PROGRAMMER'S MODEL

ARM REGISTER ORGANIZATION

* ARM REGISTER ORGANIZATION: Total - 37 Registers [17 + 20]

[Refer to slide 2 for tabular representation. ↳ banked: Available only in six operating modes corresponding mode of operation]

User	Supervisor	Abort	Undefined	Interrupt	Fast interrupt
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8 - fig
R9	R9	R9	R9	R9	R9 - fig
R10	R10	R10	R10	R10	R10 - fig
R11	R11	R11	R11	R11	R11 - fig
R12	R12	R12	R12	R12	R12 - fig
R13	R13 - SVC	R13 - abt	R13 - und	R13 - irq	R13 - fig
R14	R14 - SVC	R14 - abt	R14 - und	R14 - irq	R14 - fig
R15	R15	R15	R15	R15	R15

Stores the status of arithmetic/logic instructions, e.g. carry/c0 bit

CPSR ↑ general purpose register	SPSR-SVC	SPSR-abt	SPSR-und	SPSR-irq	SPSR-fiq

↳ Based Program Status Register
modifies data within the corresponding mode of operation.


* SPECIAL REGISTERS :

- ① R13 - Stack Pointer
- ② R14 - Link Register
- ③ R15 - Program Counter

* R13 - STACK POINTER :


Stack Pointer points to top of stack

Main Function



RD [0x12345678]

Push RD → R13 ← SP



Holds the data where the next
pointer has to be pushed on to.


stack
grew

* R14 - LINK REGISTER :

Link Register stores the return address

↑
PDR


main main function



R15 - PROGRAM COUNTER:

Program Counter points to next instruction that is to be executed by the Processor

Program Memory




* ARM REGISTER SETS

ARM has total 37 Registers, 32 bits each

- ① Program Counter - 1
- ② Current Program Status Register (CPSR) - 1
- ③ Saved Program Status Register (SPSR) - 5
- ④ General Purpose Registers - 30

* PROGRAM STATUS REGISTER

CPSR - Monitors and controls Internal Operations



Condition Flags Field

- | | |
|---|--|
| N | Set to 1 when result is negative |
| Z | Set to 1 when result is zero |
| C | Set to 1 on carry or borrow generation and on shift operations |
| V | Set to 1 if signed overflow occurs |
| S | Set to 1 if saturation occurs |

- | | |
|---|---|
| I | Disables IRQ interrupt when set ($I=1$) |
| F | Disable FIQ interrupt when set ($F=1$) |
| T | $T=0$ ARM state |
| | $T=1$ Thumb state |

m[4:0]	mode
0b10000	User
0b10001	FIQ
0b10010	IRQ
0b10011	Supervisor
0b10111	Abort
0b11011	Undefined
0b11111	System

b - binary

LECTURE 4 - ARM PROCESSOR MODES

* PROCESSOR MODES:

→ Processor modes determine -

(i) Which registers are active

(ii) Access Rights to CPSR Register Itself

→ Privileged -

(i) Full Read-Write access to the CPSR

→ Non-Privileged -

(i) Only Read access to the Control Field of CPSR

(ii) Read-Write access to the Condition Flags

Fields	Flags	Status	Extension	Control
Bit	31 30 29 28			1 6 5 4 0
	N Z C V			F T Mode

ARM has seven Processor Modes.

Privileged -

(i) Abort

(ii) Fast Interrupt Request (FIQ)

(iii) Interrupt Request (IRQ)

(iv) Supervisor

(v) Undefined

(vi) System

Non-Privileged -

(vii) User

Data

① Abort - When there is a failed attempt to access memory

② Fast Interrupt Request (FIQ) - Entered on High Priority Interrupt Request

- ③ Interrupt Request (IRQ) - Entered on Normal Interrupt Request
- ④ Supervisor Request - mode made after Reset and made in which OS kernel executes
- ⑤ Undefined - When the processor encounters undefined instruction
- ⑥ User - Mode in which most applications run
- ⑦ System - Special Version of User Mode that allows Full Read-Write access of CPSR.

ARM REGISTERS :

Banked

Hidden, only visible when processor moves to corresponding mode of operation

User mode

IRQ

SIG

Undef

Absrt

r0	ARM has 37 registers, all 32-bit long.				
r1					
r2	A subset of these registers is accessible in each mode				
r3					
r4					
r5	Note: System mode uses the User mode registers after use				
r6					
r7					
r8					
r9					
r10					
r11					
r12					
r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)	r13 (sp)
r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)	r14 (lr)
r15 (pc)					
CPSR					
Current mode	span	span	span	span	span
	Banked out registers				

SPSR registers are used to save CPSR of previous mode

* MODE CHANGING:

There are two ways to change the mode of operations -

31	28	21	24 23	10 15	8 7 6 5 4	0
N Z C V			Undefined		I F T	mode

- ① Direct write to mode Bits
- ② On Exception or Interrupt

Exceptions

SVC

Reset, FIQ, IRQ, SWI, Data Abort

Pre-fetch Abort and Undefined

m[4:0]	mode
0b10000	User
0b10001	FIQ
0b10010	IRQ
0b10011	Supervisor
0b10111	Abort
0b11011	undefined
0b11111	System

Actions by processor when exceptions occur -

- ① saves CPSR to SPSR of exception mode
- ② saves PC to LR of exception mode
- ③ sets CPSR mode Bits to corresponding exception
- ④ sets PC to address of exception handler

[PTD for diagrammatic representation]

* EXCEPTION PRIORITY ORDER:

① Reset Processor

② Data Abort

③ FIQ

④ IRQ

⑤ Pre-fetch Abort

⑥ SWI, Undefined Instruction

Software
Interrupt

21/3/09
Nitin

spqr

User mode

* PROCESSOR STATES :

Determines which instruction set is being executed.

① ARM state - 32 bit instructions

② Thumb state - 16 bit instructions

31	28	27	26	25	24	23	8	7	6	5	4	0
N	Z	C	V		undefined		1	0	1	0	1	0

n0

n1

n2

n3

n4

n5

n6

* EXERCISE - CPSR :

31	30	29	28	27	26	25	24	7	6	5	4	0	n9
0	0	1	0	0	0	0	0	0	0	0	0	0	n10
								0	0	0	0	0	n11
								1	1	1	1	1	n12
								1	1	1	1	1	n13 (sp)
								1	1	1	1	1	n13 (sp)
								1	1	1	1	1	n14 (pc)
								1	1	1	1	1	n14 (pc)
								1	1	1	1	1	n15 (pc)
								1	1	1	1	1	n15 (pc)

LECTURE 5 : ARM INSTRUCTIONS SET (INTRODUCTION)

* INSTRUCTION SETS:

① ARM

- Standard 32-bit instruction set

J107 ③

② THUMB

- 16-bit compressed form of instruction set
- Code density better than most RISCIA
- Performance degraded

+ FEATURES OF ARM INSTRUCTION SET:

- ① Load / store architecture - Memory \leftrightarrow Register
(RESULT, FIRST OPERAND, SECOND OPERAND)
- ② 3-address data processing instructions
- ③ Conditional execution
- ④ Load / store multiple registers in a single instruction
- ⑤ Shift and AND operation in single clock cycle

+ CONDITIONAL EXECUTION:

- Each data processing instruction prefixed by condition code
- 16 condition codes

`ADDEQ R0, R1, R2 ; if Z=1, R0 = R1 + R2`

EQ	equal	RM	negative	HS	unsigned higher	GT	Signed greater than
NE	not equal	PL	positive or zero	LS	unsigned lower or same	LE	Signed less than or equal
CS	unsigned higher or same	VS	overflow	GE	greater than or equal	AL	always
CC	unsigned lower	VC	no overflow	LT	singed less than	NR	special purpose

ARM instruction set

data processing
instructions

(except multiply)

load / store single
instructions

Data transfer

instructions \rightarrow memory \Rightarrow Register

block transfer

instructions

load / store
multiple instructions

Multiply instructions

Branching instructions

Software interrupt instructions

for memory branching

LECTURE 6 - PART 1. DATA PROCESSING INSTRUCTIONS* FEATURES:

- ① Arithmetic and logical operations
- ② 3-address format -
 - (i) Two 32-bit source operands (op1 is always register), op2 is register or shifted register or immediate)
 - (ii) 32-bit result placed in a register
- ③ Barrel shifter for op2 allows full 32-bit shift within instruction cycle.

* ARITHMETIC OPERATIONS:

ADD RD, R1, R2

; RD = R1 + R2

ADD RD, R1, #2 ^{→ Immediate}

; RD = R1 + 2

ADD RD, R1, R1, LSL #1

; RD = R1 + R1 LSL

ADD RD, R1, R2 ; RD = R1 + R2

OpCode	R1	RD	OpCode	R1	RD
	0x00000001			0xFFFFFFF	
	+ R2	0x00000002		+ R2	0x00000001

$$\boxed{C=1} \quad \boxed{Z=1}$$

Status Flag
Update

ADDS RD, R1, R2 ; RD = R1 + R2

ADDS RD, R1, R2 ; RD = R1 + R2

R1	0x7FFFFFFF
+ R2	0x00000001
RD	0x80000000

MSB - number is positive

R1	10111	1111	1111	1111	1111	1111	1111	1111	1111
+ RR	0000	0000	0000	0000	0000	0000	0000	0000	0000
RD	1000	0000	0000	0000	0000	0000	0000	0000	0000

MSB - number is negative

$V=1$

$N=1$

Hexadecimal 6

ADD RD, R1, #2; RD = R1 + 2

ADD RD, R1, #LF; RD = R1 +

0x0000000F

R1	0x00000001	↓	RI	0x00000001
+	2		+	0x0000000F
RD	0x00000003		RD	0x00000010

Add with carry

ADD RD, R1, R2, LSL #1;

ADC RD, R1, R2;

$$RD = R1 + R2 \ll 1$$

$$RD = R1 + R2 + C$$

RI	0x00000001	↓	RI	0x00000001
+ RI, LSL #1	0x00000002		+ RD	0x00000002
RD	0x00000003		+ C	1
$RD = R1 + R1 \ll 1$				
$= R1 + 2 \times R1$				
$= 3 \times R1$				

SUB RD, R1, R2; RD = R1 - R2 SUB RD, R2, R1; RD = R2 - R1 } Same
RSBS RD, R1, R2; RD = R2 - R1 }

Reverse Subtract

RI	0x00000003	↓	RV	0x00000002
- R2	0x00000002		- RI	0x00000003
RD	0x00000001		RD	0xFFFFFFF

RSBS RD, R1, R2; RD = R2 - R1

0xFFFFFFFF

RR	0x00000002	↓	& 1's Complement.	
- RI	0x00000003		0x00000000	
RD	0xFFFFFFF		↓ +1	

$N=1$

$C=0$

0x00000001

1111

0000 0000 0000 0000

Addition	
$C=0$	No Carry
$C=1$	Carry

1111 1111 1111 1111

Subtraction	
$C=0$	Borrow
$C=1$	No Borrow

$$\boxed{B = NC}$$

 \rightarrow Subtract with carry

$$SBC \quad R0, R1, R2 ; R0 = R1 - R2 - B$$

$$SBC \quad R0, R1, R2 ; R0 = R1 - R2 - NC$$

$R1$	$0x00000003$	$R2$	$0x00000001$
$- R2$			
$R1 - R2$	0	$R1 + R2$	1
$R0$	$0x00000001$		

 \rightarrow Reverse-Subtract with carry

$$RSC \quad R0, R1, R2 ; R0 = R2 - R1 - NC$$

$R2$	$0x00000003$	$R1$	$0x00000001$
$- R1$			
$R2 - R1$	0	$R2 + R1$	1
$R0$	$0x00000001$		

LECTURE 1 - ARM INSTRUCTION SET - DATA PROCESSING - II

+ DATA PROCESSING INSTRUCTIONS :-

BIT-WISE LOGICAL OPERATIONS :-

AND R0, R1, R2 ; R0 = R1 and R2

R1 OxFFFFFFF

ORR R0, R1, R2 ; R0 = R1 or R2

R2 Ox00000000

EOR R0, R1, R2 ; R0 = R1 xor R2

R0 Ox00000000

RI	1111	1111	1111	1111	1111	1111	1111	1111
R2	0000	0000	0000	0000	0000	0000	1000	0000
RD	0000	0000	0000	0000	0000	0000	0000	0000

→ clear a bit in a register

BIC #0, #1, #2 ; #0 = #1 and not #2

RI	1111	0111	1111	1111	1111	1111	1111	1111
R2	0000	0000	0000	0000	0000	0000	1000	0000
Not R2	1111	1111	1111	1111	1111	1111	1111	1010
RD	1111	1111	1111	1111	1111	1111	1111	1010

RI → 0xFFFFFFF

R2 → 0x00000005

RD → 0xFFFFFFFFA

REGISTER MOVEMENT OPERATIONS:

→ content of R2 will be moved to RD

MOV #0, #2 ; #0 = #2

R2	0x00000002	RR	0000 0000	x5	0010
RD	0x00000002	RD	0000 0000	x5	0010

→ complement of R2 will be moved to RD

MVN #AD, #2 ; #0 = NOT #2

R2	0x00000002	RR	0000 0000	x5	0010
RD	0xFFFFFFFFD	RD	1111 1111	x5	1101

* COMPARISON OPERATIONS :

→ Compares two parameters, no result stored
 $\text{CMP } R1, R2 ; \text{ Set CC on } R1 - R2$

$R1 : 0x00000002$	$R1 : 0000 0000 \dots x5 0010$
$- R2 : 0x00000002$	$- R2 : 0000 0000 \dots x5 0010$
$Z = 1 (No Result)$	$Z = 1 (No Result)$

$R1 : 0x00000002$	$R1 : 0000 0000 \dots x5 0010$
$- R2 : 0x00000003$	$- R2 : 0000 0000 \dots x5 0011$
$N=1 (No Result)$	$N=1 (No Result)$

cc (Condition Code field of CPSR) - N, Z, C, V
 No Result

$\text{CMN } R1, R2 ; \text{ Set CC on } R1 + R2$

$R1 : 0x00000000$	$R1 : 0000 0000 \dots x5 0000$
$+ R2 : 0x00000000$	$+ R2 : 0000 0000 \dots x5 0000$
$Z = 1$	$Z = 1$

$R1 : 0xFFFFFFF$	$R1 : 1111 1111 1111 \dots x5 1111$
$+ R2 : 0x00000001$	$+ R2 : 0000 0000 0000 \dots x5 0001$
$C = 1$	$C = 1$

cc (Condition Code field of CPSR) - N, Z, C, V
 No Result

TST R1, R2 ; Set CC on R1 & R2 - Test single bit is 1 or 0
(Particular)

RI 0xFFFFFFFF	RI 1111 1111 1111 ... ^{x4} 1110
$\text{^R2 } 0x00000001$	$\text{^R2 } 0000 0000 0000 ...x4 0001$
$Z=0$	$Z=0 - \text{So the bit is '1'}$

RI 0xFFFFFFFF	RI 1111 1111 1111 ... ^{x4} 1110
$\text{^R2 } 0x00000001$	$\text{^R2 } 0000 0000 0000 ...x4 0001$
$Z=1$	$Z=1 - \text{So the bit is '0'}$

CC (Condition Code field of CPSR) - N, Z, C, V
No Result

TEQ R1, R2 ; Set CC on R1 ^ R2 - Test both numbers are equal
(ZCR)

RI 0xFFFFFFFF	RI 1111 1111 1111 ... ^{x4} 1110
$\text{^R2 } 0xFFFFFFFF$	$\text{^R2 } 1111 1111 1111 ...x4 1110$
$Z=1$	$Z=1 \text{ Both Nbs are Same}$

RI 0xFFFFFFFF	RI 1111 1111 1111 ... ^{x4} 1110
$\text{^R2 } 0xFFFFFFFF$	$\text{^R2 } 1111 1111 1111 ...x4 1111$
$Z=0$	


CC (Condition Code field of CPSR) - N, Z, C, V
No Result

* SHIFTED REGISTER OPERANDS :

- ① LSL - logical shift left by 0 to 31 places ; fill the vacated bits at the least significant end of the word with zeros.
- ② LSR - logical shift right by 0 to 32 places ; fill the vacated bits at the most significant end of the word with zeros.


- ③ ASR - arithmetic shift right by 0 to 32 places; fill the vacated bits at the most important end of the word with zeros if the source operand was positive, or with ones if the source operand was negative.
- ④ ROR - rotate right by 0 to 32 places; the bits which fall off the least significant end of the word are used, in order, to fill the vacated bits at the most significant end of the word.
- ⑤ RRX - rotate right extended by 1 place; the vacated bit (bit 31) with the old value of the C flag and the operand is shifted one place to the right. With appropriate use of the condition codes (see below) a 33-bit rotate of the operand and the C flag is performed.

~~ADD #3, #2, #1, LSL #3, #3, #2 + 8 #1~~




LSL #5

LSR #5



ASR #5, positive
operand

ASR #5, negative
operand



ADD RD, R1, R1, LSL #1 ; RD = R1 + R1 << 1

RI 0x00000001	RI 0000 ... 0001
+ RI, LSL #1 0x00000002	+ RI, LSL #1 0000 ... 0010
RD 0x00000003	RD 0000 ... 0011

$$RD = R1 + R1 \ll 1 = R1 + 2 \times R1 = 3 \times R1$$

e.g.:

If ($Z == 1$) RI = R2 + (R3 + 4)

compiles to

ADDEQS RI, R2, R3, LSL #2

(SINGLE INSTRUCTION!)