

* COURSE OBJECTIVES :

- ① To introduce the advanced features of an advanced RISC microcontroller - Microprocessor.
- ② To apply the knowledge of embedded C Programming for configuring various peripherals of a microcontroller.
- ③ To Design and Develop Microcontroller based solution for solving real world problems.

* COURSE OUTCOMES :

- 01 : Able to identify the importance of 32 bit microprocessor.
- 02 : Able to understand architecture of the ARM processor.
- 03 : Able to analyze peripherals and their programming aspects.
- 04 : Able to design and develop embedded systems using microcontroller.

Q. What is an Embedded system?

A. System in which software (firmware) is embedded into the hardware. The core part of the system will be a programmable device (microprocessor / microcontroller / etc.)

Examples -


- | | |
|-----------------|------------------------|
| ① Avionics | ④ Consumer Electronics |
| ② Communication | ⑤ Office Equipments |
| ③ Automobile | ⑥ Household Appliances |

* AUTOMOTIVE EMBEDDED SYSTEMS :


Today's high-end automobile have >80 microprocessors:

- ① 4-bit microcontroller checks seat belt;
- ② microcontrollers run dashboard devices;
- ③ 16/32-bit microprocessor controls engine.
- ④ Millions lines of code


* OPERATIONS - EMBEDDED SYSTEMS :



* EMBEDDED SYSTEMS - EXAMPLE : (TEMPERATURE CONTROLLER)



Replacing micro-processor with a micro-controller,



* MICROPROCESSOR :

- ① requires 'internal' support hardware
Example - External RAM, ROM, peripherals
- ② Application : Processing - Arithmetic, logic operations

* MICROCONTROLLER :

- ① Very little external support hardware / stand alone.
- ② Most RAM, ROM and peripherals on chip.
- ③ "Computer on a chip", or "System on chip" (soc)
Example - PIC (Peripheral Interface Controller)
- ④ Application : Controlling purposes.

* Why Embedded Systems ?

- ① Reduced number of components.
- ② Reduced size.
- ③ Reduced cost.
- ④ Reduced power consumption.
- ⑤ Easier upgradation.
- ⑥ Easier troubleshooting & maintenance.
- ⑦ Best suited for specific controlling applications.

* NOTE : The CPU of a microcontroller contains oscillator (10-40 MHz), A/D converter, Microprocessor, RAM, and program memory. [Refer to slide for diagrammatic representation.]

* VARIOUS MICROCONTROLLERS :

① 8 bit microcontrollers

(i) Microchip - PIC 16 & 18 series

(ii) Atmel - 89C51

(iii) Intel - 8051

(iv) Motorola - 68HCxx series

② 16 bit microcontrollers

(i) Microchip - PIC 18 series

③ 32 bit microcontrollers


(i) ARM Processors

④ DSP based microcontrollers


(i) Stark

X TWO DIFFERENT ARCHITECTURES :

• Bus: Path through which interaction takes place [collection of signals between memory and CPU simultaneously]



Harvard Architecture



Von-Neumann Architecture

VON-NEUMANN ARCHITECTURE

HARVARD ARCHITECTURE

- ① It is ancient computer architecture based on stored program computer concept. It is modern computer architecture based on Harvard Mark I relay based model.
- ② Same physical memory address is used for instructions and data. Separate physical memory address is used for instructions and data.
- ③ There is common bus for data and instruction transfer. Separate buses are used for transferring data and instruction.
- ④ Two clock cycles are required to execute single instruction in a single cycle.
- ⑤ It is cheaper in cost. It is costly than Von Neumann Architecture.
- ⑥ CPU cannot access instructions and read/write at the same time. CPU can access instructions and read/write at the same time.

- ① It is used in personal computers and small computers. It is used in micro controllers and signal processing.

* RISC VS CISC PROCESSOR :

COMPLEX INSTRUCTION SET COMPUTER (CISC)	REDUCED INSTRUCTION SET COMPUTER (RISC)
① A large number of instructions are present in the architecture. (usually 700)	very fewer instructions are present. The number of instructions are generally less than 100 (usually 50)
② Some instructions with long execution times. These include instructions that copy an entire block from one part of memory to another and others that copy multiple registers to and from memory.	No instruction with a long execution time due to very simple instruction set. Some early RISC machines did not even have an integer multiply instruction, requiring compilers to implement multiplication as a sequence of additions.
③ Variable-length encodings of the instructions.	Fixed-length encodings of the instructions are used.
Example - In IA32, instruction size can range from 1 to 15 bytes.	example - In IA32, generally all instructions are encoded as 4 bytes.
④ Multiple formats are supported for specifying operands. A memory operand specifier can have many different combinations of displacement, base and index registers.	Simple addressing formats are supported. Only base and displacement addressing is allowed.
⑤ CISC supports array. Several addressing modes	RISC does not support array. Only a few addressing modes.

- ⑥ Arithmetic and logical operations can be applied to both memory and register operands.

Arithmetic and logical operations only use register operands. Memory referencing is only allowed by load and store instructions, i.e. reading from memory into a register and writing from a register to memory respectively.

- ⑦ Implementation programs are hidden from machine level programs. The ISA provides a clear abstraction between programs and how they get executed.

Implementation programs exposed to machine level programs. Few RISC machines do not allow specific instruction sequences.

- ⑧ Condition codes are used. The stack is being used for procedure arguments and return addresses.

No condition codes are used. Registers are being used for procedure arguments and return addresses. Memory references can be avoided by some procedures.

- ⑨ Usually takes more than 1 internal clock cycle (T_{cycle}) to execute.

Executes 1 instruction in 1 internal clock cycle (T_{cycle})

- ⑩ Used in : 80x86, 8051, 68HC11, etc.

Used in : SPARC, ALPHA, ATMEL AVR, etc.

* DIFFERENCE BETWEEN MICROPROCESSOR AND MICROCONTROLLER

MICROPROCESSOR

① Microprocessor is the heart of computer system. It is only a processor, so memory and I/O components need to be connected externally.

② Memory and I/O has to be connected externally, as the circuit becomes large.

③ You cannot use it in compact systems. Cost of the entire system is high.

④ Due to external components, the total power consumption is high. Therefore, it is not ideal for the devices running on stored power like batteries.

⑤ Most of the microprocessors do not have power saving features. It is mainly used in personal computers.

⑥ It has a smaller number of registers, so more operations are memory-based.

⑦ It is based on Von-Neumann model. It is a central processing unit on a single silicon-based integrated chip.

⑧ It has no RAM, ROM, I/O units, timers and other peripherals on the chip.

MICROCONTROLLER

Microcontroller is the heart of an embedded system. It has a processor along with internal memory and I/O components.

Memory and I/O are already present, and the internal circuit is small.

You can use it in compact systems. Cost of the entire system is low.

As external components are less, total power consumption is less. So it can be used with devices running on stored power like batteries.

Most of the microcontrollers offer power-saving mode. It is used mainly in a washing machine, MP3 players, and embedded systems.

It has a more number of registers, so the programs are easier to read/write.

It is based on Harvard architecture. It is a byproduct of the development of microprocessors with a CPU along with other peripherals.

It has a CPU along with RAM, ROM, and other peripherals embedded on a single chip.

- | | |
|---|--|
| <p>(i) It uses an external bus to interface to RAM, ROM, and other peripherals.</p> <p>(ii) Microprocessor-based systems can run at a very high speed because of the technology involved.</p> <p>(iii) It is used for general purpose applications that allow you to handle loads of data.</p> <p>(iv) It is complex and expensive, with a large number of instructions to process.</p> | <p>It uses an internal controlling bus.</p> <p>Microcontroller-based systems run up to 200 MHz or more depending on the architecture.</p> <p>It is used for application-specific systems.</p> <p>It is simple and inexpensive with less number of instructions to process.</p> |
|---|--|

LECTURE 2 - INTRODUCTION TO ARM PROCESSOR

* BRIEF HISTORY OF ARM:

- ① ARM was developed at Acorn Computer Limited of Cambridge, England between 1983 and 1985.
- ② RISC concept introduced in 1980 at Stanford & Berkley.
- ③ ARM Limited founded in 1990.
- ④ ARM cores - ^{Advanced RISC machines}
 - (i) Licensed to partners to develop and fabricate new micro-controllers
 - (ii) Software (OS, file)

* FEATURES OF BASIC RISC ARCHITECTURE:

- ① A Large Uniform Register File ^{Collection of registers - some 128 (32 bit)}
- ② Load-Store Architecture, where data processing operates on register content only.
- ③ Uniform and fixed length Instructions ^{32-bit processor}
- ④ Instructions are 32-bit long <sup>Assembly language program
Advanced C programming</sup>

- ⑤ Good Speed / Power Consumption Ratio
- ⑥ High Code Density - Data in a unit area

* PRINCIPLE FEATURES / ENHANCEMENTS IN ARM:

- ① Control over ALU and Shifter for every data processing operations to maximize their usage.
- ② Auto-Increment and Auto-Decrement Addressing modes to optimize program loops.
- ③ Load and Store multiple Instructions to maximize data throughput.
- ④ Conditional Execution of Instructions to maximize execution throughput.

* ARM ARCHITECTURE VERSIONS:

- ① Version 1 (1983-1985) - 20 bit addressing, no multiply or coprocessor
- ② Version 2 - Includes 32-bit result multiply coprocessor
- ③ Version 3 - 32-bit Addressing
- ④ Version 4 - Add Signed, Unsigned Half-word & Signed Byte load & store Instructions
- ⑤ Version 4T - 16-bit Thumb-compressed form of Instructions
- ⑥ Version 5T - Superset of 4T adding new Instructions
- ⑦ Version 5TE - Add Signal Processing Extension

Examples -

ARM6 : v3

ARM7 : v3

ARM7TDMI : v4T (LPC 2148)

StrongArm : v4

ARM9E-S : v5TE

- T: Thumb instruction support (16-bit) - Compressed ARM
 D: On-chip debug support [Subset of ARM instructions]
 M: Enhanced multiplier
 I: Embedded ICE hardware ~~in circuit emulator~~
 T2: Thumb+2
 S: Synthesizable code
 E: Enhanced DSP instruction set
 J: Java support, Jazelle
 Z: Should be TrustZone
 F: Floating point unit
 R: Handshake, clockless design for synchronous or asynchronous design

* ARM vs. THUMB COMPARISON:

ARM

THUMB

- ① 32-bit instruction set
 - ② 3-data address instructions
 - ③ 16 general purpose registers
 - ④ More regular binary encoding
- 16-bit instruction set
- 2-data address instructions
- 8 general purpose registers
- Greater code intensity.
Better performance.

NOTE - (Thumb) If used correctly, can lead to better performance/power-efficiency.

* OVERVIEW - CORE DATA PATH:

- ① Data items are placed in Register File.
- ② No data processing instructions directly manipulate data in memory.
- ③ Instructions typically use two source registers and single result or destination registers
- ④ A barrel shifter on the data path can pre-process data before it enters into ALU.

indicates that the normal register used by user or system mode has been replaced by an alternative register specific to the exception mode -> Banked Registers

classmate

Date _____
Page 11

- ① Increment/decrement logic can update the Register content for sequential access independent of ALU.

* BASIC ARM ORGANIZATION:

[Refer to slide 9 for diagrammatic representation.]

LECTURE 3 - ARM PROGRAMMER'S MODEL

ARM REGISTER ORGANIZATION

* ARM REGISTER ORGANIZATION: Total - 37 Registers [17 + 20]

[Refer to slide 2 for tabular representation. ↳ banked: Available only in corresponding mode of operation Six operating modes]

User	Supervisor	About	Undefined	Interrupt	Fast Interrupt
R0	R0	R0	R0	R0	R0
R1	R1	R1	R1	R1	R1
R2	R2	R2	R2	R2	R2
R3	R3	R3	R3	R3	R3
R4	R4	R4	R4	R4	R4
R5	R5	R5	R5	R5	R5
R6	R6	R6	R6	R6	R6
R7	R7	R7	R7	R7	R7
R8	R8	R8	R8	R8	R8 - fig
R9	R9	R9	R9	R9	R9 - fig
R10	R10	R10	R10	R10	R10 - fig
R11	R11	R11	R11	R11	R11 - fig
R12	R12	R12	R12	R12	R12 - fig
R13	R13 - SVC	R13 - ABT	R13 - UND	R13 - IRQ	R13 - fig
R14	R14 - SVC	R14 - ABT	R14 - UND	R14 - IRQ	R14 - fig
R15	R15	R15	R15	R15	R15

stores the status of arithmetic/logic instructions, e.g. carry/c bit

CPSR	Current Program Status Register	SPSR-SVC	SPSR-ABT	SPSR-UND	SPSR-IRQ	SPSR-fig
------	---------------------------------	----------	----------	----------	----------	----------

↳ Based Program Status Register modifies data within the corresponding mode of operation.


* SPECIAL REGISTERS :

- ① R13 - Stack Pointer
- ② R14 - Link Register
- ③ R15 - Program Counter

* R13 - STACK POINTER :

Stack Pointer points to top of stack

main main function



Holds the data where the next pointer has to be pushed on to.


stack grew



* R14 - LINK REGISTER :

Link Register stores the return address


↑
PDR



R15 - PROGRAM COUNTER:

Program Counter points to next instruction that is to be executed by the Processor

Program memory




* ARM REGISTER SETS

ARM has total 37 Registers, 32 bits each

- ① Program Counter - 1
- ② Current Program Status Register (CPSR) - 1
- ③ Saved Program Status Register (SPSR) - 5
- ④ General Purpose Registers - 30

* PROGRAM STATUS REGISTER :

CPSR - monitors and controls Internal Operations



Condition Flags Field

- | | |
|----------|--|
| N | Set to 1 when result is negative |
| Z | Set to 1 when result is zero |
| C | Set to 1 on carry or borrow generation and on shift operations |
| V | Set to 1 if signed overflow occurs |
| \oplus | Set to 1 if saturation occurs |

- | | |
|-------|---|
| I | Disables IRQ interrupt when set ($I=1$) |
| F | Disable FIQ interrupt when set ($F=1$) |
| T | $T=0$ ARM state |
| $T=1$ | Thumb state |

M[4:0]	mode
0b10000	User
0b10001	FIQ
0b10010	IRQ
0b10011	Supervisor
0b10111	Abort
0b11011	Undefined
0b11111	System

b - binary

LECTURE 4 - ARM PROCESSOR MODES

* PROCESSOR MODES:

→ Processor modes determine -

(i) Which registers are active

(ii) Access Rights to CPSR Register Itself

→ Privileged -

(i) Full Read-write access to the CPSR

→ Non-Privileged -

(i) Only Read access to the Control Field of CPSR

(ii) Read-write access to the Condition Flags

Fields	Flags	Stains	Extension	Control
Bit	31 30 29 28			1 6 5 4 0
	N Z C V			1 F T Mode

ARM has seven Processor Modes.

Privileged -

(i) Abort

(ii) Fast Interrupt Request (FIQ)

(iii) Interrupt Request (IRQ)

(iv) Supervisor

(v) Undefined

(vi) System

Non-Privileged -

(vii) User

Data

① Abort - when there is a failed attempt to access memory

② Fast Interrupt Request (FIQ) - entered on High Priority Interrupt Request

- ③ Interrupt Request (req) - Entered on Normal Interrupt Request
- ④ Supervisor mode - made after Reset and made in which OS kernel executes
- ⑤ Undefined - when the processor encounters undefined instruction
- ⑥ User - made in which most applications run
- ⑦ System - special version of user mode that allows full Read-Write access of CPSR.

* ARM REGISTERS:

Banked

Hidden, only visible when processor moves to corresponding mode of operation.

User mode

IR0

IR1

Undef

Absrt

90	ARM has 37 registers, all 32-bits long.			
91				
92	A subset of these registers is accessible in each mode.			
93				
94				
95	Note: System mode uses the User mode registers except for R15.			
96				
97				
98				
99				
910				
911				
912				
913 (sp)	913 (sp)	913 (sp)	913 (sp)	913 (sp)
914 (lr)	914 (lr)	914 (lr)	914 (lr)	914 (lr)
915 (pc)				
Cpsr	spsr	spsr	spsr	spsr
Current mode	Banked out registers			

SPSR registers are used to save CPSR of previous mode

+ MODE CHANGING:

There are two ways to change the mode of operations -

31	28	21	24 23	10 15	8 7 6 5 4	0
N	Z	C	V	U n d e f i n e d	I F T	m o d e

- ① Direct write to Mode Bits
- ② On Exception or Interrupt

Exceptions

SVC
Reset, FIQ, IRQ, SWI, Data Abort
Pre-fetch Abort and Undefined

m[4:0]	mode
0b10000	User
0b10001	FIQ
0b10010	IRQ
0b10011	Supervisor
0b10111	Abort
0b11011	undefined
0b11111	System

Actions by processor when exceptions occur -

- ① saves CPSR to SPSR of exception mode
- ② saves PC to LR of exception mode
- ③ sets CPSR mode Bits to corresponding exception
- ④ sets PC to address of exception handler

[PTD for diagrammatic representation]

+ EXCEPTION PRIORITY ORDER:

- ① Reset Processor
 - ② Data Abort
 - ③ FIQ
 - ④ IRQ
 - ⑤ Pre-fetch Abort
 - ⑥ SWI, Undefined Instruction
- Software Interrupt

+ FEATURES OF ARM INSTRUCTION SET:

- ① Load / store architecture - Memory \leftrightarrow Register
(RESULT, FIRST OPERAND, SECOND OPERAND)
- ② 3-address data processing instructions
- ③ Conditional execution
- ④ Load / store multiple registers in a single instruction
- ⑤ Shift and AND operation in single clock cycle

+ CONDITIONAL EXECUTION:

- Each data processing instruction prefixed by condition code
- 16 condition codes

ADDEQ R0, R1, R2 ; if Z=1, R0 = R1 + R2

EQ	equal	NE	not equal	PL	positive or zero	LS	unsigned higher	GT	Signed greater than
								LE	Signed less than or equal
CS	unsigned higher or same	VS	overflow	GE	greater than or equal	AL	always		
CC	unsigned lower	VC	no overflow	LT	signed less than	NV	special purpose		

ARM instruction set

data processing
instructions

(except multiply)

load / store single
instructions

Data transfer

instructions \rightarrow memory \Rightarrow register

block transfer

instructions

load / store
multiple instructions

Multiply instructions

branching instructions \rightarrow for memory branching

Software interrupt instructions

LECTURE 6 - PART 1. DATA PROCESSING INSTRUCTIONS

* FEATURES:

- ① Arithmetic and logical operations
- ② 3-address format -
 - (i) Two 32-bit source operands (op1 is always register), op2 is register or shifted register or immediate)
 - (ii) 32-bit result placed in a register
- ③ Barrel shifter for op2 allows full 32-bit shift within instruction cycle.

* ARITHMETIC OPERATIONS:

ADD R0, R1, R2 ; $R0 = R1 + R2$

ADD R0, R1, #2 ; $R0 = R1 + 2$ ^{→ Immediate}

ADD R0, R1, R1, LSL #1 ; $R0 = R1 + R1 \ll 1$

ADD R0, R1, R2 ; $R0 = R1 + R2$ ^{→ Logic Shift Left}

Op	RI	Value	Op	RI	Value
+	R1	0x00000001	+	R1	0xFFFFFFF
R2	0x00000002		R2	0x00000001	
R0	0x00000003		R0	0x00000000	

$$\boxed{C=1} \quad \boxed{Z=1}$$

Status Flag
update

ADDS R0, R1, R2 ; $R0 = R1 + R2$

ADDS R0, R1, R2 ; $R0 = R1 + R2$

R1	0x7FFFFFFF
+ R2	0x00000001
R0	0x80000000

Addition	
$C=0$	No Carry
$C=1$	Carry

Subtraction	
$C=0$	Borrow
$C=1$	No Borrow

$$B = NC$$

→ Subtract with carry

$$SBC \quad R0, R1, R2 ; RD = R1 - R2 - B$$

$$SBC \quad R0, R1, R2 ; RD = R1 - R2 - NC$$

R1	0x00000003	R2	0x00000001
-		-	
NC	0	NC	0
- NC	1	- NC	1
RD	0x00000001		

→ Reverse-Subtract with carry

$$RSC \quad R0, R1, R2 ; RD = R2 - R1 - NC$$

R2	0x00000003	R1	0x00000001
-		-	
C	0	C	0
- NC	1	- NC	1
RD	0x00000001		

LECTURE 7 - ARM INSTRUCTION SET - DATA PROCESSING - II

+ DATA PROCESSING INSTRUCTIONS :-

BIT-WISE LOGICAL OPERATIONS :-

AND R0, R1, R2 ; R0 = R1 and R2

ORR R0, R1, R2 ; R0 = R1 or R2

EOR R0, R1, R2 ; R0 = R1 xor R2

R1 0xFFFFFFFF

& R2 0x00000000

R0 0x00000000

RI	1111	1111	1111	1111	1111	1111	1111	1111	1111
R2	0000	0000	0000	0000	0000	0000	0000	1000	0000
RD	0000	0000	0000	0000	0000	0000	0000	0000	0000

→ Clear a bit in a register

BIC #0, #1, #2 ; #0 = #1 and not #2

RI	1111	1111	1111	1111	1111	1111	1111	1111	1111
R2	0000	0000	0000	0000	0000	0000	0000	1000	0000
# Not R2	1111	1111	1111	1111	1111	1111	1111	1111	1010
RD	1111	1111	1111	1111	1111	1111	1111	1111	1010

	RI	0xFFFFFFFF
	R2	0x00000005
	RD	0xFFFFFFFFA)

+ REGISTER MOVEMENT OPERATIONS:

→ Content of R2 will be moved to RD

MOV #0, #2 ; #0 = #2

R2	0x00000002	RR	0000	0000	x5.	0010
RD	0x00000002	RD	0000	0000	x5.	0010

→ complement of R2 will be moved to RD

MVN #RD, #2 ; #0 = NOT #2

R2	0x00000002	RR	0000	0000	x5.	0010
RD	0xFFFFFFF D	RD	1111	1111	x5.	1101

* COMPARISON OPERATIONS :

→ compares two parameters, no result stored
 $CMP R1, R2 ; \text{Set CC on } R1 - R2$

RI : 0x00000002	R1 0000 0000 . ^{x5} 0010
- R2 0x00000002	- R2 0000 0000 . ^{x5} 0010
$N = 1$ (No Result)	$Z = 1$ (No Result)
RI 0x00000002	R1 0000 0000 . ^{x5} 0010
- R2 0x00000003	- R2 0000 0000 . ^{x5} 0011
$N = 1$ (No Result)	$N = 1$ (No Result)

CC (Condition Code field of CPSR) - N, Z, C, V
 No Result

$CMN R1, R2 ; \text{Set CC on } R1 + R2$

RI 0x00000000	R1 0000 0000 . ^{x5} 0000
+ R2 0x00000000	+ R2 0000 0000 . ^{x5} 0000
$Z = 1$	$Z = 1$
RI 0xFFFFFFF	R1 1111 1111 1111 . ^{x5} 1111
+ R2 0x00000001	+ R2 0000 0000 0000 . ^{x5} 0001
$C = 1$	$C = 1$

CC (Condition Code field of CPSR) - N, Z, C, V
 No Result

TST R1, R2 ; Set CC on R1 & R2 - Test single bit is 1 or 0
(Particular)

RI 0xFFFFFFFF	R1 1111 1111 1111 ... ^{x4} 1111
$\&$ R2 0x00000001	$\&$ R2 0000 0000 0000 ... ^{x4} 0001
Z=0	2=0 - So the bit is '1'

RI 0xFFFFFFFF	R1 1111 1111 1111 ... ^{x4} 1110
$\&$ R2 0x00000001	$\&$ R2 0000 0000 0000 ... ^{x4} 0001
Z=1	2=1 - So the bit is '0'

CC (Condition Code field of CPSR) - N, Z, C, V
No Result

TEQ R1, R2 ; Set CC on R1 ^ R2 - Test both numbers are equal
(XOR)

RI 0xFFFFFFFF	R1 1111 1111 1111 ... ^{x4} 1110
$\^$ R2 0xFFFFFFFF	$\^$ R2 1111 1111 1111 ... ^{x4} 1110
Z=1	2=1 Both Nos are Same

RI 0xFFFFFFFF	R1 1111 1111 1111 ... ^{x4} 1110
$\^$ R2 0xFFFFFFFF	$\^$ R2 1111 1111 1111 ... ^{x4} 1111
Z=0	



CC (Condition Code field of CPSR) - N, Z, C, V
No Result


+ SHIFTED REGISTER OPERANDS :

- ① LSL - logical shift left by 0 to 31 places ; fill the vacated bits at the least significant end of the word with zeros.
- ② LSR - logical shift right by 0 to 32 places ; fill the vacated bits at the most significant end of the word with zeros.

- ③ ASR - arithmetic shift right by 0 to 32 places; fill the vacated bits at the most important end of the word with zeros if the source operand was positive, or with ones if the source operand was negative.
- ④ ROR - rotate right by 0 to 32 places; the bits which fall off the least significant end of the word are used, in order, to fill the vacated bits at the most significant end of the word.
- ⑤ RRX - rotate right extended by 1 place; the vacated bit (bit 31) with the old value of the C flag and the operand is shifted one place to the right. With appropriate use of the condition codes (see below) a 33-bit rotate of the operand and the C flag is performed.

ADD #3, #2, #1, LSL #3; #3 = #2 + #1





$ADD RD, R1, R1, LSL\#1 ; RD = R1 + R1 \times R1$

RI	0x00000001	RI	0000 xx 0001
+ RI, LSL #1	0x00000002	+ RI, LSL #1	0000 xx 0010
RD	0x00000003	RD	0000 xx 0011

$$RD = R1 + R1 \times R1 = R1 + 2 \times R1 = 3 \times R1$$

e.g.:

If ($Z = -1$) $RI = R2 + (R3 + 4)$

implies to

ADDEQS RI, R2, R3, LSL #2

(SINGLE INSTRUCTION!)

LECTURE 8 - BASIC ADDITION PROGRAM

+ MEMORY MAP - LPC 2148:

[Refer to page 2 for diagrammatic representation.]

① DATA - On-chip static RAM (memory)

② PROGRAM - On-chip Non-Volatile memory - Flash ROM (code)

4.0GB	AHB PERIPHERALS	0xFFFF FFFF
3.75 GB	VPB PERIPHERALS	0xF000 0000
3.5 GB	RESERVED ADDRESS SPACE	0xE000 0000
2.0 GB	BOOT BLOCK (12 KB REMAPPED FROM ON-CHIP FLASH MEMORY)	0x8000 0000
1.0 GB	RESERVED ADDRESS SPACE	0x7FFF 0000 0x7FFF CFFF
8 KB ON-CHIP USB DMA RAM (LPC 2146/2148)		0x7F00 2000 0x7F00 1FFF 0x7F00 0000 0x7FCF FFFF
RESERVED ADDRESS SPACE		0x4000 2000 0x4000 1FFF
32 KB ON-CHIP STATIC RAM (LPC 2146/2148)		0x4000 4000 0x4000 3FFF
16 KB ON-CHIP STATIC RAM (LPC 2142/2144)		0x4000 2000
8 KB ON-CHIP STATIC RAM (LPC 2141)		0x4000 1FFF 0xA000 0000 0xBFFF FFFF
RAM 1.0 GB	RESERVED ADDRESS SPACE	
DATA Memory		
1.0 GB	TOTAL OF 512 KB ON-CHIP NON-VOLATILE MEMORY (LPC 2148)	0x0000 0000 0x0001 FFFF
FLASH Read/Write 1,000,000 program I.R. 12	TOTAL OF 256 KB ON-CHIP NON-VOLATILE MEMORY (LPC 2146)	0x0004 0000 0x0003 FFFF
PROGRAM FLASH ROM CODE Min.)	TOTAL OF 128 KB ON-CHIP NON-VOLATILE MEMORY (LPC 2144)	0x0002 0000 0x0001 FFFF
0.0GB	TOTAL OF 64 KB ON-CHIP NON-VOLATILE MEMORY (LPC 2142)	0x0001 0000 0x0000 FFFF
	TOTAL OF 32 KB ON-CHIP NON-VOLATILE MEMORY (LPC 2141)	0x0000 8000 0x0000 7FFF
		0x0000 0000

* ASSEMBLY LANGUAGE PROGRAM

TO ADD TWO NUMBERS:

→ Assembler Directive

AREA ADDITION, CODE, READONLY

DATA READWRITE

start → ENTRY

MOV R1, #1

MOV R2, #2

ADD R0, R1, R2

32-bit of code

STOP B STOP ← Labels

↓ (ARM)

Program m/m

MOV R1, #1

0x00000000

MOV R2, #2

0x00000004

ADD R0, R1, R2

0x00000008


B 0x0000000C

Short Jump →

0x0000000C

0x00000010

.....



LECTURE 9 - BINARY ENCODING


SUBREGS RD, RI, #2 $\xrightarrow{7 \text{ bits}}$ \xrightarrow{S}

3	3	2	2	2	2	2	2	2	2	1	1	1	1	1	1	1	1	1	1	1
1	0	9	8	7	6	5	4	3	2	1	9	8	7	6	5	4	3	2	1	0
0	0	0	0	0	0	1	0	0	1	0	0	0	0	1	0	0	0	0	0	0

4-Bit Cond. code Res. Imm. & Bit Ops Op. & Reg. Dest. Reg.

Jump Imm. S 8-bit operand 2 RD

* DATA PROCESS :



* CONDITION CODES :

Code	Suffix	Flags	meaning
0000	EQ	Z set	equal
0001	NE	Z clear	not equal
0010	CS	C set	unsigned higher or and
0011	CC	C clear	unsigned lower
0100	M1	N set	negative


0101	PL	N clear	positive or zero
0110	VS	V set	overflow
0111	VC	V clear	not overflow
1000	H1	C set and Z clear	unsigned higher
1001	LS	C clear or Z set	unsigned lower or same
1010	GE	N equals V	greater or equal
1011	LT	N not equal to V	less than
1100	GT	Z clear AND (N not equal to V)	greater than
1101	LE	Z set OR (N not equal to V)	less than or equal
1110	AL	(ignored)	always

+ OPCODES

Assembler mnemonic	Opcode	Action
AND	0000	operand1 AND operand2
EDR	0001	operand1 EDR operand2
SUB	0010	operand1 - operand2
RSB	0011	operand2 - operand1
ADD	0100	operand1 + operand2
ADC	0101	operand1 + operand2 + carry
SBC	0110	operand1 - operand2 + carry - 1
RSC	0111	operand2 - operand1 + carry - 1
TST	1000	as AND, but result is not written
TEQ	1001	as EDR, but result is not written
CMP	1010	as SUB, but result is not written
CMN	1011	as ADD, but result is not written
ORR	1100	operand1 OR operand2
Mov	1101	operand2 (operand1 is ignored)
ASL	1110	operand1 AND NOT operand2 (bit clear)
MVN	1111	NOT operand2 (operand1 is ignored)

* SHIFTS:

11	7	6	5	4	
			0		



Shift Type


00 = logical left

01 = logical right

10 = arithmetic right

11 = rotate right

11	8	7	6	5	4
Rs	0			1	



Shift Type

00 = logical left

01 = logical right

10 = arithmetic right

11 = rotate right

Shift register

Shift amount specified in

bottom byte of Rs

LECTURE 10: ARM INSTRUCTION SET - DATA TRANSFER - I

- ① Load / store instructions
 - 32-bit
 - 16-bit
- ② Used to move Word, signed and unsigned Half Word and Byte to and from registers
- ③ Can be used to load PC [Program Counter]
(if target address is beyond branch instruction range)

Load - memory to Register

→ DDR

Store - Register to memory

LDR	Load Word	STR	Store Word
LDRH	Load Half Word	STRH	Store Half Word
LDRSH	Load Signed Half Word	STRSH	Store Signed Half Word
LDRB	Load Byte	STRB	Store Byte
LDRSB	Load Signed Byte	STRSB	Store Signed Byte

SINGLE REGISTER LOAD

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

ADR, R0, = 0x40000000

LDR, R1, [R0]

LDR R1, [R0, #4] → Base Plus Offset

Indexing is done before the load operation + pre-indexed Addr. Mode
with Imm. offset

	Data M/M	(R0) + 4 * 4 = 40000004	Data
→ R0	0x40000000	0x10101010	0x40000000
	0x40000004	0x20202020	0x10101010
	0x40000008	0x00000000	0x20202020

SINGLE REGISTER LOAD → Increment First, Load Next

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET AND WRITE BACK)

LDR, R0, = 0x40000000

LDR, R1, [R0]

LDR R2, [R0, #4] → Pre-indexed Addr. Mode
with Imm. offset

	Data M/M	Pointer value is updated at the base.	Data
→ R0	0x40000000	0x10101010	0x40000000
	0x40000004	0x20202020	0x10101010
	0x40000008	0x00000003	0x20202020

+ SINGLE REGISTER LOADS: → Load First, Increment Next
(BASE PLUS OFFSET POST-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, > 0x40000000

LDR R1, [R0]

LDR R2, [R0], #4 → Post-indexed Addr. Mode
With Imm. offset

Data M/M		Data	
→ R0 0x40000000	0x10101010	R0 0x40000004	←
0x40000004	0x20202020	R1 0x10101010	
0x40000008	0x00000003	R2 0x10101010	

+ SINGLE REGISTER LOAD AND STORE:

LDR R0, = 0x40000000

LDR R1, [R0]

LDR R2, [R0], #4 → Post-indexed Addr. Mode

STR R2, [R0, #4]! → Pre-indexed Addr. Mode
with write back

Data M/M		Data	
→ R0 0x40000000	0x10101010	R0 0x40000008	←
0x40000004	0x20202020	R1 0x10101010	
0x40000008	0x10101010	R2 0x10101010	

LECTURE II. ARM INSTRUCTION SET - DATA TRANSFER - II

SINGLE REGISTER LOAD (DECREMENT):

LDR R0, = 0x400000004

LDR R1, [R0]


LDR R2, [R0, #4]! ←

R1 ← [R0] (auto-indexing)

Pre-indexed Address Mode

with Write Back

(auto-indexing)


# SINGLE REGISTER LOAD:(BASE PLUS OFFSET PRE-INDEXED WITH REGISTER OFFSET AND WRITE BACK)

LDR R0, = 0x40000000

LDR R1, [R0] ← Pre-indexed Reg. offset

MOV R2, #4 ← [Done while programming] ← LDR R3, [R0, R2]! ← with Write Back

R1 ← [R0] (auto-indexing)



PTD

* SINGLE REGISTER LOAD :

(BASE PLUS OFFSET PRE-INDEXED WITH SCALED REGISTER OFFSET AND WRITE BACK)

LDR R0, [R1, R2, LSL #2]!

MOV R2, #1
Done while
programming

LDR R1, [R0]

Pre-indexed

LDR R3, [R0, R1, LSL #2]!

Scaled Reg. offset
with write back

Data M/M		Data	
R0 →	0x40000000	R0	0x40000004
	0x10101010	R1	0x10101010
	0x40000004	R2	0x00000001
	0x20202020	R3	0x20202020
	0xA0000008		
	0x00000002		

* SINGLE REGISTER LOAD HALFWORD :

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, = 0x40000000

LDRH R1, [R0]

Base Plus offset

LDRH R2, [R0, #4]

Pre-indexed Addr. mode
with Imm. offset

Data M/M		Data	
R0 →	0x40000000	R0	0x40000000
	0x10101010	R1	0x00001010
	0x40000004	R2	0x00002020
	0x20202020		
	0xA0000008		
	0x00000003		

PTD →

* SINGLE REGISTER LOAD BYTE :

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, > 0x40000000

LDRB R1, [R0]

LDRB R2, [R0, #4]

Base Plus Offset

Pre-indexed Addr. Mode
with Imm. Offset

		Data M/M		
			Data	
RD →	0x40000000	0x10101010	R0	0x40000000
	0x40000004	0x20202020	R1	0x00000010
	0x40000008	0x00000003	R2	0x00000020

* SINGLE REGISTER LOAD SIGNED HALFWORD :

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, > 0x40000000

MSB Signed Extension ← LDRSH R1, [R0]

LDRSH R2, [R0, #4]

Base Plus offset

Pre-indexed Addr. Mode

With Imm. offset

		Data M/M		
			Data	
RD →	0x40000000	0x1010FF10	R0	0x40000000
	0x40000004	0x20202020	R1	0xFFFFFFF0
	0x40000008	0x00000003	R2	0x00002020

PTD →

* SINGLE REGISTER LOAD SIGNED BYTE :

(BASE PLUS OFFSET PRE-INDEXED WITH IMMEDIATE OFFSET)

LDR R0, = 0x40000000

MSB Signed Extension: $\leftarrow \text{LDRSB } R1, [R0]$ Base Plus Offset
 $\text{LDRSB } R2, [R0, \#4] \rightarrow$ Pre-indexed Addr. Mode
 Ld. with Imm. offset

	Data mem	R0	R1	R2	Data
$\rightarrow R0$	0x40000000	0x101010FF			0x40000000
	0x40000004	0x20202020			0x40000004
	0x40000008	0x00000003			0x40000008

* EXAMPLE:

$R0 = 0x00000000$

$R1 = 0x00090000$

mem 32 [0x00009000] = 0x01010101

mem 32 [0x00009004] = 0x02020202

LDR R0, [R1, #4]!

Pre-indexing with writeback:

$R0 = 0x02020202$

$R1 = 0x00009004$

LDR R0, [R1, #4]

Pre-indexing:

$R0 = 0x02020202$

$WRF = 0x00009000$

LDR R0, [R1], #4

Post-indexing:

$R0 = 0x01010101$

$R1 = 0x00009004$

* LOAD / STORE ADDRESSING MODES :

LDR RI, [RD] ; RI = mem32[0x40000000]

LDR RI, [RD, #4] ; RI = mem32[0x40000000 + 4]

LDR RI, [RD, #-4] ; RI = mem32[0x40000000 - 4]

LDR RI, [RD, R2] ; RI = mem32[0x40000000 + R2]

LDR RI, [RD, -R2] ; RI = mem32[0x40000000 - R2]

LDR RI, [RD, R2, LSL #2] ; RI = mem32[0x40000000 + R2 < 2]

LDR RI, [RD, -R2, LSL #2] ; RI = mem32[0x40000000 - R2 < 2]

LDRH RI, [RD] ; RI = mem16[0x40000000]

LDRB RI, [RD] ; RI = mem8[0x40000000]

LDRSH RI, [RD] ; RI = sign ext. mem16[0x40000000]

LDRSB RI, [RD] ; RI = sign ext. mem8[0x40000000]

STR RI, [RD] ; mem32[0x40000000] = RI

LECTURE 12 - DATA TRANSFER - BINARY ENCODING

* DATA TRANSFER INSTRUCTIONS :

- ① Load / store instructions
- ② used to move signed and unsigned word, Half Word and Byte to and from registers
- ③ can be used to load PC
(if target address is beyond branch instruction range)


LDR	Load Word	STR	Store Word
LDRH	Load Half Word	STRH	Store Half Word
LDRSH	Load Signed Half Word	STRSH	Store Signed Half Word
LDRB	Load Byte	STRB	Store Byte
LDRSB	Load Signed Byte	STRSB	Store Signed Byte

2
word

* DATA TRANSFER - SINGLE WORD & UNSIGNED BYTE :

31 28 26 25 24 23 22 20 19 18 17 16 15 12 11 0

cond	01	#	P	V	B	W	L	Rn	Rd	offset	
------	----	---	---	---	---	---	---	----	----	--------	--



25

0

85

1

immediate shift length

shift type
offset register

11 16 5 4 3 0

shift Sh 0 Rm

load/store bit
0 = store to memory
1 = load from memory

write-back bit

0 = no write-back

1 = write address into base

byte inward bit

0 = standard word quantity

1 = standard byte quantity

up / down bit

0 = down; subtract offset from base

1 = up; add offset to base

pre / post indexing bit

0 = post; add offset after transfer

1 = pre; add offset before transfer

Immediate offset

0 = offset is an immediate value

1 = offset is a register

Shift type

00 = logical left


01 = logical right

10 = arithmetic right

11 = rotate right

* DATA TRANSFER - HALF WORD AND SIGNED BYTE:

31 28 27 25 24 23 22 21 20 19 18 15 12 11 8 7 6 5 4 3 0



C H	
00	SWP instruction
01	unsigned halfwords
10	signed byte
11	signed halfwords

load/store

- 0 = store to memory
- 1 = load from memory

Write-back

- 0 = no write-back
- 1 = write address into base

Up/Down

- 0 = down: subtract offset from base
- 1 = up: add offset to base

Pre/Post indexing

- 0 = post : add/subtract offset after transfer
- 1 = pre : add/subtract offset before transfer

LECTURE 13 - ARM INSTRUCTION SET - BLOCK DATA TRANSFER

* MULTIPLE REGISTER LOAD/STORE (BLOCK TRANSFER):

- ① Load multiple instruction (LDM) - Block of data memory moved to corresponding register
- ② Store multiple instruction (STM) - opposite of LDM
- ③ LDM takes $t + Nt$ cycles,
where N is number of registers to load
 t is number of cycles required for each sequential access to memory

	Data m/m	LDM	Data
0x4000 0000	0x10101010	→ R0	0x10101010
0x4000 0004	0x20202020	→ R1	0x20202020
0x4000 0008	0x00000000	STM → R2	0x00000000

Syntax - <LDM/STM> {<cond>} <addressing mode> Rn{!},
<registers>

④ Addressing modes -

IA - Increment After

store	load
multiple	multiple

IB - Increment Before

STMIA	LOMDB
-------	-------

DA - Decrement After

STMIB	LOMDA
-------	-------

DB - Decrement Before

STMIDA	LOMIB
--------	-------

STMIDB	LOMIA
--------	-------

LDMIA R0!, {R1, R2, R3}

LDMIA R0!, {R1-R3}

LDMIA R0!, {R1-R3, R5}

STMIB R0!, {R1-R3}

* MULTIPLE REGISTER LOAD (INCREMENT AFTER):

LDR RD₁ = 0x40000000

LDMIA RD₁, {R1-R3}

Data M/M		Data	
RD	0x40000000	R1	0x10101010
→	0x40000004	→ R2	0x20202020
→	0x40000008	→ R3	0x00000003
→	0x4000000C	→ RD	0x40000000

* MULTIPLE REGISTER LOAD (INCREMENT BEFORE):

LDR RD₁ = 0x40000000

LDMIB RD₁, {R1-R3}

Data M/M		Data	
RD	0x40000000	R1	0x10101010
→	0x40000004	→ R2	0x20202020
→	0x40000008	→ R3	0x00000003
→	0x4000000C	→ RD	0x40000000

* MULTIPLE REGISTER LOAD (DECREMENT AFTER):

LDR RD₁ = 0x40000000

LDMDA RD₁, {R1-R3}

Data M/M		Data	
RD	0x40000000	R1	0x10101010
→	0x40000004	→ R2	0x20202020
→	0x40000008	→ R3	0x00000003
→	0x4000000C	→ RD	0x40000000

* MULTIPLE REGISTER LOAD (DECREMENT BEFORE) :

$LDR \quad R0, = 0x40000000C$

$LDMDB \quad R0!, \{R1-R3\}$

	Data M/M		Data
$\rightarrow R0$	0x40000000C	0x10101010	R0
	0x40000008	0x20202020	R1
	0x40000004	0x00000003	R2
	0x40000000	0x00000004	R3

* MULTIPLE REGISTER STORE (DECREMENT AFTER) :

$LDR \quad R0, = 0x40000000C$

$STMDB \quad R0!, \{R1-R3\}$


	Data M/M		Data M/M
$\rightarrow R0$	0x40000000C	0x10101010	R0
	0x40000008	0x20202020	R1
	0x40000004	0x00000003	R2
	0x40000000	0x00000004	R3

* TYPES OF STACK (PUSH OPERATION) :- STM (POP OPERATION) :- LDM

$r9' \rightarrow$		1018_{16}	$r9' \rightarrow$	$r5$	1018_{16}
	$r5$			$r1$	
	$r1$			$r0$	
$r9 \rightarrow$	$r0$	$100C_{16}$	$r9 \rightarrow$		$100C_{16}$
$STMIA \quad R0!, \{R0, R1, R5\}$					$STMIA \quad R9!, \{R0, R1, R5\}$
		1000_{16}			1000_{16}

Empty Ascending

Full Ascending



RELATION BETWEEN BLOCK TRANSFER AND STACK OPERATIONS:

		Ascending		Descending	
		Full	empty	Full	Empty
Increment	Before	STMIB		LOMIB	
	After	STMFA		LOMED	
Decrement	Before		STMIA	LOMIA	
	After		STMFA	LOMFD	
	Before		LOMDB	STMDB	
	After		LOMEA	SOMFD	
	After	LDMOA			STMADA
		LDMFA			SOMED


LECTURE 17 - NXP LPC2148 ARCHITECTURE

LPC2148 is a microcontroller having ARM11TDMI as the ARM core and manufactured by NXP, previously known as Philips.

* TERMINOLOGIES :

- ① AMBA AHB (Advanced High-Performance Bus) = Operates on higher speed compared to VPB
- ② VPB (VLSI peripheral bus)

(3) Vectorized Interrupt Controller (VIC)-



Used for


Used for

- (4) AHB to VPB Bridge - Converts the data from low speed devices connected to VPB to a format that is accepted by the AHB. Speed mismatch will be handled by peripherals such as USB DMA, IIC, etc. such as ADC, Timer, etc.

- (5) AHB Bridge - Converts data from AHB Bus format to the ARM1. This speed mismatch will be handled by AHB Bridge.

- (6) ARM1 local Bus - This is the fastest bus available in ARM. This will be operating on the highest speed since it is directly connected and interacting with the processor. Therefore, on comparing other buses in terms of speed, we find that ARM1 Local Bus > AHB Bus > VPB MSI Bus.

- * NOTE: Fast General Purpose I/O will be connected to ARM1 local bus where normal General Purpose I/O will be connected to VPB bus.



Random Access Memory (RAM) is used for data handling. For example, when adding two numbers, the resultant sum will be stored in RAM. Whereas, the program

FAST GENERAL PURPOSE I/O

instruction will be stored in flash. depending upon the serial number, we have different bytes of SRAM and FLASH.

Special peripheral

2.5x-faster than normal GPIO

In earlier times, programs were stored in Read-Only Memory (ROM). After that PROM was introduced where the program can be written only once. The writing process was done in the factory itself. Later, ^(ERASE) EEPROM was invented where the program can be erased and re-written. The erasing process was done using UV-rays, through a transparent window present in the center of IC, rays were passed to the silicon chips inside the ROM. This window will be covered by the company's logo sticker to avoid light from corrupting the data inside.

The above process had a drawback. A separate UV eraser was required for erasing the program. Moreover, it took 20 minutes to erase the data and only 1000 erase cycles can be performed. To overcome these problems, E²PROM was developed.

Electrically Erasable Programmable Read-Only Memory (EEPROM). Here, there was no need for a separate UV eraser, electrical signals were used. But again, there was a trouble. Data can be written only serially here, bulk write and write operations were not possible. In order to have this advantage, FLASH ROM was developed.

Read and write operations can be performed in FLASH with a normal +5V supply and erase cycles count upto 1,00,000 times. This is the latest development that we find in today's pen drives and hard disks.


- ① System Functions Peripheral - Handle the clock input given to the controller, a complex digital device, synchronous digital device.

Trainer kit is used to generate clock in a digital lab. 555 astable multivibrator is used to develop this clock. But, accurate clocks are not generated here owing to many passive components such as resistors, capacitors, etc. connected to it, thereby have their own tolerance and varying the final clock output.

- ② Crystal oscillator - this is used to generate a clock in a microcontroller / microprocessor. This is connected to XTAL1 and XTAL2 of the system functions. It cannot generate its own clock but a small frequency clock is given to the crystal from the microcontroller. This induces a vibration in the crystal in its fundamental frequency (say, 12MHz).


clock In from the controller - XTAL2

crystal frequency given back - XTAL1



- ③ PLL (Phase Locked Loop) - used for multiplying or dividing the clock. System clock is connected to all the peripherals and processors.

PLL is a closed loop control system to generate high frequency by multiplying with given factor to the input frequency.



Basic PLL Block Diagram

In LPC2148 microcontroller, there are 2 PLLs which provide programmable frequencies to the CPU and USB system. The input clock frequency to PLL0 and PLL1 is in the range of 10 MHz to 25 MHz only. It is multiplied up the range of 10 MHz to 60 MHz for CLK and 48 MHz for the USB clock using current controlled oscillator (CCO).

* PLL FREQUENCY CALCULATION (CCLK) :

Table - Elements determining PLL's frequency

Element	Description
Frequency of oscillator	F_{osc} the frequency from the crystal oscillator/external oscillator
Core ARM clock	F_{CCO} the frequency of the PLL current controlled oscillator
Multiplication Factor	PLL Multiplier value from the MSEL bits in the PLLCFG register
Division Factor	PLL Divider value from the PSEL bits in the PLLCFG register

$$CCLK = M \times F_{osc}$$

$$F_{CCO} = CCLK \times 2 \times P$$

$$F_{osc} = 10 \text{ MHz to } 25 \text{ MHz}$$

$$CCLK = 10 \text{ MHz to } F_{max} (\text{LPC2148} - 60 \text{ MHz})$$

$$F_{CCO} = 156 \text{ MHz to } 320 \text{ MHz}$$

* CALCULATION OF M AND P (DIVIDER) VALUE :

$$(F_{osc} = 12 \text{ MHz}, CCLK = 60 \text{ MHz})$$

$$M = \frac{CCLK}{F_{osc}} = \frac{60 \text{ MHz}}{12 \text{ MHz}} = 5$$

Range of F_{CO} is 156 MHz to 320 MHz.

Substituting $F_{CO} = 156 \text{ MHz}$,

$$P = \frac{156 \text{ MHz}}{2 \times 60 \text{ MHz}} = 1.3$$

Substituting $F_{CO} = 320 \text{ MHz}$,

$$P = \frac{320 \text{ MHz}}{2 \times 60 \text{ MHz}} = 2.67$$

Since the value of P must be an integer, the integer between 1.3 and 2.67 is 2.

* PCLK FREQUENCY CALCULATION:




Table - VPB - VLSI Peripheral Bus

Bit	Symbol	Value	Description	Reset value
1:0	VPBDIV	00	VPB bus clock is one fourth of the processor clock. [60/4 = 15 MHz]	00
		01	VPB bus clock is the same as the processor clock. [60/1 = 60 MHz]	
		10	VPB bus clock is one half of the processor clock. [60/2 = 30 MHz]	
		11	Reserved. If this value is written to the VPBDIV register, it has no effect (the previous setting is retained). [DON'T CARE]	

7.2

-

-

Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.

Q. How will you configure the VPB divider?

A. To configure a microcontroller, we need to configure some registers (collection of flip flops). Generally in a microcontroller, we have two kinds of registers.

① General Purpose Registers - Store / manipulate data

② Special Function Registers - Configure the peripherals

1 or 0 is fed to the flip-flop register to perform a certain function. To configure VPB divider, we have a special function register called VPDIV (size - 32-bit).

IP2148 is a 32-bit microcontroller which is having a ARM11TDMI-S microprocessor inside it. It can store 32-bit of data, i.e., the width of the data bus is 32-bit.

LECTURE 18 - LED BLINKING

GPIO stands for General Purpose Input Output Peripheral. Similar to ADC peripherals, it is used for interfacing general purpose input or output devices such as an LED (output device) or a switch (input device).

GPIO is a collection of pins, IP2148 being a 64 pin IC microcontroller contains a package named LQFP - Low-Profile Quad Flat Package, meaning there are pins on its four sides and the thickness of the IC is very less.

In general, GPIO is called as GPIO Ports, i.e., collection of external pins. Through these pins, we interact with the input/output devices.

There are two ports in LPC2148, namely -

- ① P0 - 30 Pins
- ② P1 - 16 Pins

To refer to an individual pin, we use a terminology as follows-

- ① P0.0 - P0.25
- ② P0.28 - P0.31
- ③ P1.16 - P1.31


These pins' division is based on multiple criteria such as chip manufacturer, power consumption, size, etc.

Each pin can be given multiple functionality. For example,

46 P0.16 / EINT0 / MATO.2 / CAP0.2
 ↓
 GPIO 16 External matching capture
 PPN16 Interrupt pin 20 Pin 2
 PPN0

Therefore, four functionalities are multiplexed to a certain pin. This is done to reduce the number of pins, thereby decreasing the size, power consumption, area of cross-section, etc.

* LED BLINKING - GPIO:



* NOTE - ARM based microcontroller will be operating on +3.3 V V_{CC} (Voltage Common Collector).

classmate

Date _____

Page _____

52

* STEPS TO BLINK LEDs :

- ① Configure functionality of P1.31 to P1.16 as GPIO Port
 $\text{PINSEL2} = 0$; \rightarrow All 32-bits as 0. \rightarrow LED is an output device
- ② Configure direction of P1.31 to P1.16 as output Port
 $\text{IODIR1} = 0xFFFFFFFF$; \rightarrow Digital 1
- ③ Switch on all LEDs on Port1 (Configure Data as Logic High)
 $\text{IOSET1} = 0xFFFFFFFF$; \rightarrow Digital 0 [Ground]
- ④ Switch off all LEDs on Port1 (Configure Data as Logic Low)
 $\text{IOLCR1} = 0xFFFFFFFF$;

Parameters -

+ STEP 1 - PINSEL2 = 0;

① Direction

\rightarrow PINSEL Registers - Special Function Register

② Data

PINSEL0 - P0.0 to P0.15

PINSEL1 - P0.16 to P0.31

PINSEL2 - P1.16 to P1.31

\rightarrow PINSEL2 Register -

Bit	Symbol	Value	Function	Reset Value
1:0	-	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA
2	GPIO1	0	Pins P1.31-26 are used as GPIO pins.	P1.26
	DEBUG	1	Pins P1.31-26 are used as Debug port.	RTCK
3	GPIO1	0	Pins 1.25-16 are used as GPIO pins.	P1.20/
	TRACE	1	Pins 1.25-16 are used as Trace port.	TRACESW
3:4	-	-	Reserved, user software should not write ones to reserved bits. The value read from a reserved bit is not defined.	NA

+ STEP 2 - IODIR1 = 0xFFFFFFFF;

\rightarrow IODIR1 (Direction Register) - [Special Function Register]

Bit 31	...	Bit 17	Bit 16	...	Bit 2	Bit 1	Bit 0
--------	-----	--------	--------	-----	-------	-------	-------

\downarrow	...	\downarrow	\downarrow	...	\downarrow	\downarrow	\downarrow
P1.31	...	P1.17	P1.16	...	P1.2	P1.1	P1.0


B - Binary
 D - Decimal
 F - Hexadecimal

classmate

Date _____
 Page 53

Table - GPIO port 1 Direction register (ODDIR - address 0xE002 8018)
 bit description

Bit	Symbol	Value	Description	Reset Value
31:0	P1xDIR		Slow GPIO direction control bits. Bit 0 in ODDIR controls P1.0 ... Bit 30 in ODDIR controls P1.30.	0x0000
		0	Controlled pin is input	
		1	Controlled pin is output	



+ STEP 3 - ODDIR1 = 0xFFFFFFF;

→ ODDIRx (Data Register - Set) - [Special Function Register]

Bit 31	Bit 17	Bit 16	Bit 2	Bit 1	Bit 0	??
↓ P1.31	↓ P1.17	↓ P1.16	↑ P1.2	↓ P1.1	↓ P1.0	

Table: 1 - Set [Logic 1 - Vcc is generated - Pin ON - LED ON]

Bit	Symbol	Description	Reset Value
31:0	PDxSET	Slow GPIO output value set bits. Bit 0 in PDSET corresponds to P0.0 ... Bit 31 in PDSET corresponds to P0.31.	0x0000

Table - GPIO port 1 output set register (IOSET - address 0xED02 8014) bit description

Bit	Symbol	Description	Reset value
31:0	PIxSET	clear GPIO output value set bits. Bit 0 in IOSET corresponds to P1.0... Bit 31 in IOSET corresponds to P1.31.	0x0000 0000

* STEP 4 - IOCLR = 0xFFFFFFFF;

→ IOCLR_x (Data Register - clear) - [Special function register]




Table:- 1 - clear [Logic 0] - Pin is cleared - Pin OFF - LED OFF

Bit	Symbol	Description	Reset value
31:0	POxCLR	clear GPIO output value Clear bits. Bit 0 in IOCLR corresponds to P0.0... Bit 31 in IOCLR corresponds to P0.31	0x0000 0000

Table - GPIO port 1 output clear register 1 (IOCLR - address 0xED02 801C) bit description

Bit	Symbol	Description	Reset value
31:0	PIxCLR	clear GPIO output value clear bits. Bit 0 in IOCLR corresponds to P1.0... Bit 31 in IOCLR corresponds to P1.31	0x0000 0000

* STEPS TO BLINK LEDS :-

- ① Configure functionality of P1.31 to P1.16 as GPIO Port
PINSEL2 = 0;
- ② Configure direction of P1.31 to P1.16 as output port.
IODIR1 = 0xFFFFFFFF;

* NOTE: To reduce the brightness of the LED, you may add a resistor.

classmate

Date _____

Page _____

55

INFINITE LOOP :

- ③ Switch on all LEDs on Port1 [Configure data as logic High]
 $\text{IOSET1} = \text{0xFFFFFFFF};$
- ④ Delay [Time taken to execute one cycle is $1/15$ seconds]
- ⑤ Switch off all LEDs on Port1 [Configure data as logic Low]
 $\text{IOCLR1} = \text{0xFFFFFFFF};$
- ⑥ Delay [TURN OFF \rightarrow WAIT \rightarrow TURN ON \rightarrow WAIT]


* REGISTER SUMMARY - GPIO :

15	14	13	12	11	10	9	8	7	6	5	4	3	2	1	0
PINSEL0	PD.7	PD.6	PD.5	PD.4	PD.3	PD.2	PD.1	PD.0							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
PINSEL0	PD.15	PD.14	PD.13	PD.12	PD.11	PD.10	PD.9	PD.8							
	15	14	13	12	11	10	9	8	7	6	5	4	3	2	1
PINSEL1	PD.23	PD.22	PD.21	PD.20	PD.19	PD.18	PD.17	PD.16							
	31	30	29	28	27	26	25	24	23	22	21	20	19	18	17
PINSEL1	PD.31	PD.30	PD.29	PD.28	PD.27	PD.26	PD.25	PD.24							

15	14	13	12	11	4	3	2	1, 0
PINSEL2						GPIO/TRACE	GPIO/DEBUG	SEL

LECTURE 19 - LED SWITCH

* LED CONTROL USING SWITCH - GPIO:



↳ To avoid floating set values
pull down resistance

Input [Switch]

- * STEPS FOR LED CONTROL USING SWITCH :
- Configure functionality of P0.0 and P0.1 as GPIO Port
 $\text{PINSEL}0 = 0x00000000;$
 - Configure direction of P0.0 as Input Pin
 $\text{IODDIR } 0 = 0xFFFFFFF; \text{ clear a particular bit alone without affecting the other bits}$
 - Configure direction of P0.1 as output Pin
 $\text{IODDIR } 1 = 0x00000002; \text{ set a particular bit alone without affecting the other bits}$
 - Check if Switch connected to P0.0 is Pressed
 $\text{if } ((\text{IDPIND} \& 0x01) == 1)$
 - If Pressed, Switch ON LED connected to P0.1
 $\text{IOLSET} 1 = 0x00000002;$
 - Else Switch OFF LED connected to P0.1
 $\text{IOLCLR} 1 = 0x00000002;$

Infinite loop

* STEP 1 - $\text{PINSEL}0 = 0x00000000;$ → PINSEL Registers :- [Special Function Register (SFR)] $\text{PINSEL}0$ - P0.0 to P0.15 $\text{PINSEL}1$ - P0.16 to P0.31 $\text{PINSEL}2$ - P1.16 to P1.31→ PINSEL0 Register :-

Table - Pin function Select register 0 (PINSEL0 - address 0xF002 (0000)) bit description

Bit	Symbol	Value	Function	Reset Value
1:0	P0.0	00	GPIO Port 0.0	0
		01	TXD (UART0)	
		10	PWM1	
		11	Reserved	
3:2	P0.1	00	GPIO Port 0.0	0
		01	RxD (UART0)	
		10	PWM3	
		11	EINT0	

* STEP 2 - 100DIR & 0xFFFFFFFF;





Table - GPIO port 1 direction register (100DIR - address 0xE002 8018) bit description


Bit	Symbol	Value	Description	Reset Value
31:0	PIxDIR		8 low GPIO direction control bits.	0x0000
		0	Bit 0 in 100DIR controls PI.0 .. Bit 0000	
		1	30 in 100DIR controls PI.30.	
		0	Controlled pin is input.	
		1	Controlled pin is output.	

* STEP 3 - 100DIR 1 = 0x00000002;




Clear Set Split a Bit
1111 1001 1111
1101 10010 00010
1101 1111 00010

* STEP 4 - If ((100DIR & 0x01) == 1);




* STEP 5 - IODETO 1 = 0x00000002;

1- Set



* STEP 6 - IODIRO 1 = 0x00000002;

1- Clear



* REGISTER SUMMARY - GPIO:

PINSEL0	15 14	13 12	11 10	9 8	7 6	5 4	3 2	1 0
	PO.7	PO.6	PO.5	PO.4	PO.3	PO.2	PO.1	PO.0
PINSEL0	31 30	29 28	27 26	25 24	23 22	21 20	19 18	17 16
	PO.15	PO.14	PO.13	PO.12	PO.11	PO.10	PO.9	PO.8
PINSEL1	15 14	13 12	11 10	9 8	7 6	5 4	3 2	1 0
	PO.23	PO.22	PO.21	PO.20	PO.19	PO.18	PO.17	PO.16
PINSEL1	31 30	29 28	27 26	25 24	23 22	21 20	19 18	17 16
	PO.31	PO.30	PO.29	PO.28	PO.27	PO.26	PO.25	PO.24

PINSEL2	15 14	13 12	11 4	3	2	1 0
				GPIO/TRACE	GPIO/DEBUG	SEL