

4-BIT UP COUNTER

Compilation & Elaboration of counter Verilog Code and its test_bench . After that next step is Simulation then this waveform will get generated.




LOGIC SYNTHESIS USING CADENCE GENUS TOOL

Genus is a next-generation RTL synthesis and physical synthesis tool A "Gate Level Netlist" will generated after synthesis





PHYSICAL DESIGN USING CADENCE INNOVUS TOOL


a blank chip with auto-placed IO pads




Power Planning:









Placement & Clock Tree Synthesis





Routing



Final Layout

