

4-Bit ALU


Compilation & Elaboration of counter Verilog Code and its test_bench . After that next step is Simulation then this waveform will get generated






LOGIC SYNTHESIS USING CADENCE GENUS TOOL

Genus is a next-generation RTL synthesis and physical synthesis tool A "Gate Level Netlist" after synthesis



PHYSICAL DESIGN USING CADENCE INNOVUS TOOL

a blank chip with auto-placed IO pads




INNOVUS IMPLEMENTATION

[santosh_22U10161]

vlsi11@cadence11:synthesis

Innovus(TM) Implementation Syste...




Search for "manual"]

Cadence ASIC RTLtoGDSII Design M..

vlsi11@cadence11:synthesis

Innovus(TM) Implementation Syste...

[santosh_22U10161]



[Search for "manual"]

Cadence ASIC RTLtoGDSII Design M..

