



4-Bit ALU


Compilation & Elaboration of counter Verilog Code and its test_bench .
After that next step is Simulation
then this waveform will get generated





Search Names: Signal Search Times: Value


TimeA = 13 ns Time: 2ns : 12ns



LOGIC SYNTHESIS USING CADENCE GENUS TOOL


Genus is a next-generation RTL synthesis and physical synthesis tool

A “Gate Level Netlist” after synthesis



PHYSICAL DESIGN USING CADENCE INNOVUS TOOL

a blank chip with auto-placed IO pads



INNOVUS IMPLEMENTATION

ApplicationsPlacesInnovus(TM) Implementation System 17.12 - /home/vlsi11/Desktop/santosh_22U10161/santosh_designs/alu/synthe...

Tue 16:06

Innovus(TM) Implementation System 17.12 - /home/vlsi11/Desktop/santosh_22U10161/santosh_designs/alu/synthesis - alu4bit

FileViewEditPartitionFloorplanPowerPlaceECOClockRouteTimingVerifyPVSToolsWindowsFlowsHelp

online helpcadence

Layout

Tool Box

Instance

Type

- Block
- StdCell
- Cover
- Physical
- IO
- Area IO
- Black Box

Function

- Status

Module

Cell

Blockage

Row

Floorplan

Partition

Power

Overlay

Track

Net

Route

Layer

- GC(0)
- M1(1)
- V2(1)
- M2(2)
- V3(2)
- M3(3)
- TOP_V(3)
- TOP_M(4)

Bump

Grid

Miscellaneous

DetailSpeed

CornerCell1

abc

xyz

out3

CornerCell2

VDD

out2

out1

out0

CornerCell4

VDD0

VSS0

VSS4

CornerCell3

Click to select single object. Shift+Click to de/select multiple objects.

793.91100, 933.29600In Memory


POWER PLANNING

Applications Places Innovus(TM) Implementation System 17.12 - /home/vlsi11/Desktop/santosh_22U10161/santosh_designs/alu/synthe... Tue 16:15

Innovus(TM) Implementation System 17.12 - /home/vlsi11/Desktop/santosh_22U10161/santosh_designs/alu/synthesis - alu4bit

File View Edit Partition Floorplan Power Place ECO Clock Route Timing Verify PVS Tools Windows Flows Help

Layout



The screenshot displays the Cadence Innovus Power Planning interface. The main workspace shows a floorplan with a central blue block, likely representing a logic core or a specific functional block. This block is surrounded by a grid of power planes, with VDD (power supply) and VSS (ground) regions clearly labeled. The floorplan is divided into four corner cells, labeled CornerCell1, CornerCell2, CornerCell3, and CornerCell4. The central block is connected to various output pins, labeled out0, out1, out2, out3, and out4. The power planes are color-coded: VDD is yellow and VSS is green. The interface includes a top menu bar with options like File, View, Edit, Partition, Floorplan, Power, Place, ECO, Clock, Route, Timing, Verify, PVS, Tools, Windows, Flows, and Help. A toolbar with various icons is located below the menu bar. On the right side, there is a panel titled 'All Colors' which lists various objects and their corresponding colors. The bottom status bar shows the current project path, the user's name (vlsi11@cadence11:synthesis), the tool name (Innovus(TM) Implementation System), and the current design (alu4bit). The status bar also displays the current layer (74), the current design (1378.31800, 684.43800), and the current mode (In Memory).

Instance

- Type
 - Block
 - StdCell
 - Cover
 - Physical
 - IO
 - Area IO
 - Black Box
- Function
- Status

Module

Cell

Blockage

Row

Floorplan

Partition

Power

Overlay

Track

Net

Route

Layer

- GC(0)
- M1(1)
- V2(1)
- M2(2)
- V3(2)
- M3(3)
- TOP_V(3)
- TOP_M(4)

Bump

Grid


Miscellaneous

Detail Speed

Click to select single object. Shift+Click to de/select multiple objects.

[santosh_22U10161] vlsi11@cadence11:synthesis Innovus(TM) Implementation Syste... [Search for "manual"] Cadence ASIC RTLtoGDSII Design M...

Layout



All Colors

Instance

- Type
 - Block
 - StdCell
 - Cover
 - Physical
 - IO
 - Area IO
 - Black Box
- Function
- Status

Module

Cell

Blockage

Row

Floorplan

Partition

Power

Overlay

Track

Net

Route

Layer

- GC(0)
- M1(1)
- V2(1)
- M2(2)
- V3(2)
- M3(3)
- TOP_V(3)
- TOP_M(4)


Bump

Grid

Miscellaneous

Detail Speed

Layout



All Colors


Instance

- Type
 - Block
 - StdCell
 - Cover
 - Physical
 - IO
 - Area IO
 - Black Box
- Function
- Status
- Module
- Cell
- Blockage
- Row
- Floorplan
- Partition
- Power
- Overlay
- Track
- Net
- Route
- Layer
 - GC(0)
 - M1(1)
 - V2(1)
 - M2(2)
 - V3(2)
 - M3(3)
 - TOP_V(3)
 - TOP_M(4)
- Bump
- Grid
- Miscellaneous

Click to select single object. Shift+Click to de/select multiple objects.

Detail 74 350.53400, 490.84200 Routed

Layout



All Colors

Instance

- Type
 - Block
 - StdCell
 - Cover
 - Physical
 - IO
 - Area IO
 - Black Box
- Function
- Status

Module

- Cell
- Blockage
- Row
- Floorplan
- Partition
- Power
- Overlay
- Track
- Net
- Route

Layer

- GC(0)
- M1(1)
- V2(1)
- M2(2)
- V3(2)
- M3(3)
- TOP_V(3)
- TOP_M(4)

Bump

Grid

Miscellaneous

Detail Speed

Click to select single object. Shift+Click to de/select multiple objects.

74 409.61900, 338.71800 Routed