




Sequential Logic




State Diagram



S R Flip Flop




S	R	Q(t+1)
0	0	Q(t)
0	1	0
1	0	1
1	1	X





Undefined state


D Flip Flop



D Latch




JK Flip Flop





J	K	$Q(t+1)$
0	0	$Q(t)$
0	1	0
1	0	1
1	1	$\overline{Q(t)}$



Q_n	Q_{n+1}	J	K
0	0	0	x
0	1	1	x
1	0	x	1
1	1	x	0




PIPO Register



SIPO Register





SIPO Register



STUDY MATERIAL



Counter




The 74LS93A 4-bit binary counter logic diagram. (Pin numbers are in parentheses, and all J and K inputs are internally connected HIGH.)

An Example, Find a State Diagram

Current			Next			Next State		
A	B	C	D _A	D _B	D _C	A	B	C
0	0	0	1	0	0	1	0	0
0	0	1	0	0	0	0	0	0
0	1	0	0	0	1	0	0	1
0	1	1	0	0	1	0	0	1
1	0	0	1	1	0	1	1	0
1	0	1	0	1	0	0	1	0
1	1	0	0	1	1	0	1	1
1	1	1	0	1	1	0	1	1



An Example, Design a Circuit



Current st			Next		Next st		Output
A	B	C	Da	Db	A	B	Y
0	0	1	0	1	0	1	0
0	1	1	1	0	1	0	0
1	0	1	1	1	1	1	1
1	1	1	0	0	0	0	0
0	0	0	0	0	0	0	0
0	1	0	0	1	0	1	0
1	0	0	1	0	1	0	0
1	1	0	1	1	1	1	0

Karnaugh Map

		AB			
		00	01	11	10
C	0	0	0	1	1
	1	0	1	0	1

$$Da = A\bar{B} + A\bar{C} + \bar{A}BC$$

Karnaugh Map

		AB			
		00	01	11	10
C	0	0	1	1	0
	1	1	0	0	1

$$Db = B\bar{C} + \bar{B}C$$

STUDY MATERIAL

Example, Circuit Diagram of Design

