
# Broad View of VLSI Design and CMOS Manufacturing Process

Santunu Sarangi

#### **Broad View of VLSI Design**



#### **Electronic System**

#### **Electronic System**

**Circuit Board** 

**Packaged Chip** 

Integrated Chip + Silicon Die

Silicon Wafer

Silicon Ingot

Silica Sand

#### Computer




#### **Smart Watch**



#### Smart phone



#### **Automotive Electronics**




## Top-Down Approach

#### **Circuit Board**

#### Mother board



#### Mobile board





**Automotive Car PCB** 

#### **Electronic System**

#### **Circuit Board**

**Packaged Chip** 

Integrated Chip + Silicon Die

Silicon Wafer


**Silicon Ingot** 

Silica Sand

#### **Packaged Chip**

Packaged Chip

Micro Processor










#### **Integrated Chip and Silicon Die**

Top-Down Approach

Bottom-Up Approach








#### Silicon Wafer


Silicon Wafer






#### **Silicon Ingot**

Silicon ingot







### **VLSI Design Summary**




#### **Outline**



#### **VLSI Design and Manufacturing Process Electronic System** Top-Down Approach **Circuit Board Design Process Packaged Chip Integrated Chip Silicon Die** Bottom-Up Approach Silicon Wafer **Manufacturing Process Silicon Ingot** Silica Sand







#### **VLSI Manufacturing Process Electronic System** Top-Down Approach **Circuit Board Design Process Packaged Chip Integrated Chip** Wafer formation **Silicon Die** Photolithography Well and channel formation ${f Bottom-Up}$ Approach Silicon dioxide deposition Silicon Wafer **Manufacturing Isolation** Gate oxide creation **Process** Silicon Ingot Gate and S/D formation Contacts and metallization Silica Sand **Passivation** 10. Metrology


#### Process Steps:

- 1. Wafer formation (sand-to-silicon)
- 2. Photolithography
- 3. Well and Channel Formation
- 4. Silicon Dioxide (Sio2) Deposition
- 5. Isolation
- 6. Gate Oxide Creation
- 7. Gate and Source/Drain Formations
- 8. Contacts and Metallization
- 9. Passivation
- 10. Metrology

#### 1. Wafer Formation (sand-to-silicon)








QUIZ: Refer the left side figure and calculate the number of silicon die can be formed from a single silicon wafer.

- (a)  $\sim 300$
- (b) ~9,000
- (c) ~70,000
- (d) ~90,000



QUIZ: Refer the left side figure and calculate the number of silicon die can be formed from a single silicon wafer.

- (a)  $\sim 300$
- (b) ~9,000
- $(c) \sim 70,000$
- (d) ~90,000


Answer:

Number of die = Area of wafer / Area of die

Area of wafer = PI\*150\*150 = 70,715 mm2

Area of die =  $1 \times 1 = 1 \text{ mm}$ 2

No, of die=70,715/1=70,715




#### **DATA**

- Assume the entire silicon die is a digital chip have all the area filled by only standard cells.
- Assume that in one silicon die there are 1000 equal rows and each having 1µm hight.
- Assume that a standard cell having a height of 1μm and a width of 0.25μm.
- Assume standard cell has only one P-MOSFET and one N-MOSFET.
- Assume all the interconnection between all the standard cells are through top metals only.

**QUIZ:** Refer the left side figure and data given, calculate the number of MOS transistors can be put in a single 1mm X 1mm silicon die.

- (a) 1 million
- (b) 2 million
- (c) 4 million
- (d) 8 million



- Assume the entire silicon die is a digital chip have all the area filled by only standard cells.
- Assume that in one silicon die there are 1000 equal rows and each having 1µm hight.
- Assume that a standard cell having a height of 1 µm and a width of 0.25 µm.
- Assume standard cell has only one P-MOSFET and one N-MOSFET.
- Assume all the interconnection between all the standard cells are through top metals only.


**QUIZ:** Refer the left side figure and data given, calculate the number of MOS transistors can be put in a single 1mm X 1mm silicon die.

- (a) 1 million
- (b) 2 million
- (c) 4 million
- (d) 8 million

#### **Answer:**


- There are 1000 rows and each having 1 µm height.
- Per row 4000 standard cells
- Per row 8000 transistors
- In 1000 tows, 8000\*1000=8000000
- Or 8 million transistors

#### 2. Photolithography




Photolithography process [Waste and Harris]


#### 3. Well and Channel Formation




1. N-Well Process



2. P-Well Process




3. Twin-Well Process



4. Tripple-Well Process

#### 4. Silicon Dioxide (Sio2)

- ➤ Oxidation of silicon is achieved by heating silicon wafers in an oxidizing atmosphere. The following are some common approaches:
- ➤ Wet Oxidation: The oxidizing atmosphere contains water vapor.
  - The temperature is usually between 900 °C and 1000 °C.
  - Wet oxidation is a rapid process.
  - Used to form thick field oxides
- ➤ **Dry Oxidation:** The oxidizing atmosphere is pure oxygen.
  - Temperatures are in the region of 1200 °C to achieve an acceptable growth rate.
  - Dry oxidation forms a better-quality oxide than wet oxidation.
  - Used to form thin, highly controlled gate oxides.




#### 5. Isolation


#### 5. Isolation

- Individual devices in a CMOS process need to be isolated from one another
- The transistor gate consists of a thin gate oxide layer.
- The thick oxide used to be formed by a process called Local Oxidation of Silicon (LOCOS).
- A problem with LOCOS-based processes is the transition between thick and thin oxide, which extends some distance laterally to form a so-called bird's beak.
- Starting around the  $0.35 \mu m$  node, STI was introduced to avoid the problems with LOCOS.


• STI forms insulating trenches of SiO2 surrounding the transistors (everywhere except the active area).



#### **Local Oxidation of Silicon (LOCOS)**




#### **Sallow Trench Isolation**




#### 6. Gate Oxide

➤ The next step in the process is to form the gate oxide for the transistors. As mentioned, this is most commonly in the form of silicon dioxide (SiO2). The transistor gate consists of a thin gate oxide layer.



#### 7. Gate and Source/Drain Formation


- a) Grow gate oxide
- b) Deposit polysilicon
- c) Pattern polysilicon
- d) Etch exposed gate oxide
- e) Implant PMOS and NMOS



#### 7. Gate and Source/Drain Formation


- a) Grow gate oxide
- b) Deposit polysilicon
- c) Pattern polysilicon
- d) Etch exposed gate oxide
- e) Implant PMOS and NMOS

Why not Metal gate?




#### 7. Gate and Source/Drain Formation


- a) Short-channel engineering
- b) Silicide Gate and Source/Drain
- c) Chemical and Mechanical Polishing



#### 8. Contacts and Metalization



#### 8. Contacts and Metallization



Local interconnect between n and p diffusion

n-diffusion


Partially completed 6-transistor SRAM array using local interconnect (Courtesy: Waste and Harris)

#### 9. Passivation


- The final processing step is to add a protective glass layer called passivation or over glass that prevents the ingress of contaminants.
- ➤ Openings in the passivation layer, called overglass cuts, allow connection to I/O pads and test probe points if needed.

#### 10. Metrology

- Metrology is the science of measuring. Everything that is built in a semiconductor process has to be measured to give feedback to the manufacturing process.
- This ranges from simple optical measurements of line widths to advanced techniques to measure thin films and defects such as voids in copper interconnects.



Inverter cross section with well and substrate contact



**Substrate Creation** 

**P SUBSTRATE** 

Substrate Creation

P SUBSTRATE

Deposition of protective SiO2

SiO2


**P SUBSTRATE** 


**Deposition of** 


photoresist material


P SUBSTRATE

Photoresist SiO2












**N-well Creation** 




Thin Oxide and Poly Deposition




**Poly Thin Oxide** 



Thick Oxide Deposition






n+ n+ n+ Oxide

N-Well

P SUBSTRATE

N+ diffusion region creation




n+ n+ n+ Oxide


N-Well

P SUBSTRATE

Deposition of Thick Oxide except the P+ region




Deposition of Thick Oxide except the P+ region



**P**+ region creation

Thick Oxide deposition except the contact window




Thick Field Oxide

**Thick Field** p+ n+ p+ n+ n+ N-Well **P SUBSTRATE** 


**Oxide** 

deposition except the contact window

**Thick Oxide** 





**Contact Creation** 





**Metal Deposition** 


Metal Thick Field Oxide

















# Thank You