

Department of Electronic & Telecommunication Engineering, University of Moratuwa, Sri Lanka.

Assignment Report UART Implementation in FPGA

Group 38 Wickramasinghe S.D. - 220700T Pirathishanth A. - 220480P

Submitted in partial fulfillment of the requirements for the module EN 2111 Electronic Circuit Design

5/23/2025

Contents

1	Introduction	2
2	RTL Code for UART 2.1 Module 2.2 Transmitter 2.3 Receiver	4
3	Test Bench	6
4	Timing Diagram Captured on Simulation	7
5	FPGA Implementation	7
6	Conclusion	8

1 Introduction

Universal Asynchronous Receiver/Transmitter (UART) is a widely used protocol for asynchronous serial communication in embedded and digital systems. It enables reliable data exchange between devices using minimal wiring, typically requiring a transmit (TX) and receive (RX) line. This project involves the design and implementation of a UART communication system using SystemVerilog, including transmitter and receiver modules developed at the RTL (Register Transfer Level). A testbench was created to simulate and validate functionality, and the complete system was deployed on an FPGA for real-time verification. The project also includes capturing timing diagrams through simulation tools, confirming proper bit-level operation of the UART protocol.

2 RTL Code for UART

2.1 Module

```
// Top-level UART module for serial communication
   module UART_Module(
2
     input
                   clk,
3
     input
                   tx_ctr,
     input
                   rst,
     input
                   Rx,
                               // Serial input (receive)
     output
                   Тх,
                              // D12 Serial output (transmit)
                                // Received data output
     output [7:0] data,
     output reg [7:0] tx_data
9
   );
     // Internal signals
                                   // Unused TX debug signal
11
                 clkn=0;
                                   // Divided clock for TX/RX
     reg [7:0] fixed_data; // Fixed data to transmit
13
     reg [31:0] counter = 0;
                                // Clock divider counter
14
     reg [31:0] countbyte=0;
     reg [63:0] buff =64'h85; //
                                      00010010 00110100 01010110 00010001
16
     wire stat;
     reg flg=1;
19
     // Clock divider to generate baud rate clock
20
     always @(posedge clk) begin
21
       counter <= counter + 1;</pre>
22
             tx_data=fixed_data;
23
       if (counter == 100000) begin // 325Incorrect: Should be CLKS_PER_BIT/2 (
24
           → e.g., 5208/2)
          counter <= 1;</pre>
                     countbyte <= countbyte +1;</pre>
          clkn <= ~clkn;
       end
             if (stat&& flg)
29
                      begin
30
                              fixed_data <= buff [7:0];</pre>
31
                             flg<=0;
                      end
33
             else if (~flg && ~stat) begin
34
                     //buff <= {8'h00,buff[63:8]};
35
                     flg<=1;
             end
             end
39
40
```

```
// Instantiate TX module EP4CE22F17C6
41
     UART_tx TX (
42
       .clk(clkn),
43
       .data(fixed_data),
44
       .data_out(Tx),
45
                       // Hardcoded: Should be input // Hardcoded: Should be
       .rst_n(rst),
46
          \hookrightarrow controlled
       .status(stat),
47
            .tx_ctr(tx_ctr)
48
     );
49
50
     // Instantiate RX module
51
     UART_rx RX (
52
      .clk(clkn),
53
      .data_in(Rx),
54
                                  // Unconnected
      .data_out(data),
55
       .rst_n(rst)
57
            // Unconnected
58
     );
59
60
   endmodule
61
   //PIN_A11
62
   //PIN_B13
63
   //PIN_A13
   //PIN_A15
```

2.2 Transmitter

```
module UART_tx (
1
      input
                     clk,
2
                                   // Active-low reset
      input
                     rst_n,
      input [7:0] data,
                                  // Data to transmit
      output reg data_out, // Serial output
      output reg
                    status,
6
      input
                     tx_ctr
   );
8
     parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
9
     parameter CLKS_PER_BIT = 16;
10
     parameter CLKSidel = 50;
11
     reg [7:0] data_buff=0; // Data buffer for transmission
reg curr_stat; // Tracks start status
reg [19:0] clk_counter; // Counts clock cycles per bit
reg [1:0] STATE = IDLE: // State machine magister
13
14
      reg [1:0] STATE = IDLE;
                                      // State machine register
15
      reg [3:0] bit_index = 0; // Tracks transmitted bits
16
17
18
      always @(posedge clk or negedge rst_n) begin
19
        if (!rst_n) begin
20
           data_out
                        <= 1;
21
           data_buff
                         <= data;
22
           clk_counter <= 0;</pre>
23
                                      <= 1;
                      status
        end else begin
25
         case (STATE)
26
            IDLE: begin
27
               if (clk_counter < CLKSidel ) begin</pre>
28
```

```
data_out
                               <= 1;
29
                 data_buff
                               <= data;
30
                                         clk_counter <= clk_counter +1;</pre>
31
                                         status
                                                           <=1;
32
               end else begin
33
                                         <= START;
                 STATE
34
                                         <= 0;
                 status
                                         clk_counter <= 0;</pre>
               end
37
             end
             START: begin
39
               if (clk_counter < CLKS_PER_BIT-1) begin</pre>
40
                 data_out
                              <= 0;
41
                                         data_buff
42
                 clk_counter <= clk_counter + 1;</pre>
43
               end else begin
                 clk_counter <= 0;</pre>
                 STATE
                                        <= DATA;
46
                 bit_index <= 0;</pre>
47
               end
48
             end
49
            DATA: begin
50
              if (bit_index < 8) begin</pre>
51
                 STATE <= DATA;
52
                 if (clk_counter < CLKS_PER_BIT-1) begin</pre>
53
                                        <= data_buff[0]; // Send LSB
                   data_out
                   clk_counter <= clk_counter + 1;</pre>
55
                 end else begin
                                         <= data_buff >> 1; // Shift right
                   data_buff
57
                    clk_counter <= 0;</pre>
                                        <= bit_index + 1;
                   bit_index
59
                 end
60
               end else begin
61
                 STATE <= STOP;
62
                 clk_counter <= 0;</pre>
63
               end
64
             end
65
            STOP: begin
               if (clk_counter < CLKS_PER_BIT-1) begin</pre>
67
                 data_out <= 1; // Send stop bit
                                         <= STOP;
                 STATE
69
                 clk_counter <= clk_counter + 1;</pre>
70
               end else begin
71
                 data_out <= 1;</pre>
72
                               <= IDLE;
73
                                         status <=1;
74
               end
75
             end
76
             default: STATE <= IDLE;</pre>
77
          endcase
        end
79
     end
80
81
   endmodule
```

2.3 Receiver

```
module UART_rx #(
     parameter CLKS_PER_BIT = 16
2
   ) (
3
      input
                          clk,
5
      input
                          rst_n,
6
      input
                          data_in,
       output reg [7:0] data_out
   );
8
     parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
9
     reg [7:0]
                  data_val;
10
     reg [3:0]
                  count;
     reg [15:0] clk_counter;
12
     reg [3:0] filtercount;
13
     reg [64:0] data_buffrx;
     reg [1:0] STATE = IDLE;
     reg [3:0] bitcount;
16
                  flag = 1;
17
     reg
                  statflag = 1;
     reg
18
19
     always @(posedge clk or negedge rst_n) begin
20
21
        if (~rst_n) begin
22
          count <= 0;
23
          bitcount <= 0;</pre>
24
          statflag <= 0;</pre>
            data_out <= 0;
        end else begin
          case (STATE)
28
            IDLE: begin
29
              if (data_in==0) begin
30
                 STATE <= START; // Detect start bit
31
                     clk_counter <=0;</pre>
32
              end
33
            end
34
            START: begin
                  clk_counter <= clk_counter + 1;</pre>
              if (data_in == 0 && clk_counter == CLKS_PER_BIT/2 -1) begin
                 STATE <= DATA;
                 bitcount <= 0;</pre>
39
                     //data_val =8'h00;
40
                     clk_counter <= 0;
41
                     data_val <=8 'h00;
42
43
                  else if (data_in == 1 && clk_counter == CLKS_PER_BIT/2 -1)
44
                      \hookrightarrow begin
                     STATE <= IDLE;
45
46
                  end
            end
47
            DATA: begin
48
              clk_counter <= clk_counter + 1;</pre>
49
              if (data_in && clk_counter == CLKS_PER_BIT) begin
50
                 data_val <= {1'b1, data_val[7:1]};
                     clk_counter <= 0;
52
                     bitcount <= bitcount + 1;</pre>
53
              end
54
                  else if (data_in==0 && clk_counter == CLKS_PER_BIT)begin
                     data_val <= {1'b0, data_val[7:1]};</pre>
56
```

```
clk_counter <=0;</pre>
57
                       bitcount <= bitcount + 1;</pre>
58
               end
59
               if (bitcount > 7) begin
60
61
                  STATE <= STOP;
62
                 clk_counter <= 0;</pre>
63
               end
65
             end
             STOP: begin
67
               if (data_in && clk_counter == CLKS_PER_BIT) begin
68
                           data_out <= data_val;</pre>
69
                           STATE <= IDLE;
70
                   end
71
                   else if (data_in==0 && clk_counter == CLKS_PER_BIT) begin
72
                           STATE <= IDLE;
74
                   end
                  clk_counter <= clk_counter + 1;</pre>
75
               end
76
             default: STATE <= IDLE;</pre>
77
          endcase
78
        end
79
      end
80
81
   endmodule
```

3 Test Bench

```
'timescale 10ns/1ns
1
2
   module UART_tb();
3
     reg clk;
     reg rst;
     reg [7:0] fixed_data;
     wire tx_line;
     wire [7:0] received_data;
9
     wire [7:0] tx_data;
     wire status;
11
     wire [3:0] tx_ctr;
12
13
     // Clock generation
14
     initial clk = 0;
15
     always #5 clk = ~clk; // 100 MHz clock (10ns period)
16
17
     // Reset logic
18
     initial begin
19
       rst = 1;
20
       #20;
21
       rst = 0;
22
       #20;
23
       rst = 1;
24
25
26
     // Instantiate Transmitter
     UART_tx TX (
28
```

```
.clk(clk),
29
        .data(fixed_data),
30
       .data_out(tx_line),
31
       .rst_n(rst),
32
        .status(status),
33
       .tx_ctr(tx_ctr)
34
     );
     // Instantiate Receiver
     UART_rx RX (
       .clk(clk),
       .data_in(tx_line),
40
       .data_out(received_data),
41
        .rst_n(rst)
42
     );
43
     // Test scenario
     initial begin
46
       fixed_data = 8'b00100100; // ASCII 'A'
       #100000; // Wait for UART to transmit and receive
       $display("Received Data = %h", received_data);
49
       $finish;
     end
52
   endmodule
```

4 Timing Diagram Captured on Simulation



Figure 1: Test Bench Simulation

5 FPGA Implementation

We used a DE0-Nano board to implement this communication system.

The pin planning we used for the board is as follows:




Figure 2: Pin Planner for the DE0-Nano Board

The UART transmitter and receiver were successfully designed and tested using the DE0-Nano

FPGA development board. The transmission and reception of serial data were verified by analyzing the UART waveforms on a digital oscilloscope, which confirmed accurate timing and signal integrity. As part of the testing process, we collaborated with another group to validate inter-board communication. Both groups configured their UART transmitters to send predefined 8-bit values. These values were successfully received by the corresponding receiver modules. To further demonstrate functionality, our board was programmed to light up its LEDs in parallel with the received data, multiply the data by 2, and then transmit it back to the other group's board. The other group's receiver module accurately decoded the data and displayed it on their DE0-Nano FPGA development board's LEDs, confirming successful two-way communication and processing.

6 Conclusion

The UART communication system was successfully designed, simulated, and implemented using SystemVerilog. The transmitter and receiver modules functioned as intended, enabling reliable asynchronous serial data transmission. Simulation results and timing diagrams confirmed accurate protocol behavior, including start, data, and stop bit handling. The system was further validated through FPGA deployment and hardware testing using a 7-segment display and an oscilloscope. This project demonstrated the complete design flow—from RTL coding and simulation to hardware implementation, highlighting the importance of UART in digital communication systems and reinforcing practical skills in SystemVerilog and FPGA development.