



Department of Electronic & Telecommunication Engineering,
University of Moratuwa,
Sri Lanka.

Assignment Report UART Implementation in FPGA

Group 38
Wickramasinghe S.D. - 220700T
Pirathishanth A. - 220480P

Submitted in partial fulfillment of the requirements for the module
EN 2111 Electronic Circuit Design

5/23/2025

Contents

1	Introduction	2
2	RTL Code for UART	2
2.1	Module	2
2.2	Transmitter	3
2.3	Receiver	5
3	Test Bench	6
4	Timing Diagram Captured on Simulation	7
5	FPGA Implementation	7
6	Conclusion	8

1 Introduction

Universal Asynchronous Receiver/Transmitter (UART) is a widely used protocol for asynchronous serial communication in embedded and digital systems. It enables reliable data exchange between devices using minimal wiring, typically requiring a transmit (TX) and receive (RX) line. This project involves the design and implementation of a UART communication system using SystemVerilog, including transmitter and receiver modules developed at the RTL (Register Transfer Level). A testbench was created to simulate and validate functionality, and the complete system was deployed on an FPGA for real-time verification. The project also includes capturing timing diagrams through simulation tools, confirming proper bit-level operation of the UART protocol.

2 RTL Code for UART

2.1 Module

```

1 // Top-level UART module for serial communication
2 module UART_Module(
3     input      clk,
4     input      tx_ctr,
5     input      rst,
6     input      Rx,          // Serial input (receive)
7     output     Tx,          // D12 Serial output (transmit)
8     output [7:0] data,      // Received data output
9     output reg [7:0] tx_data
10 );
11 // Internal signals          // Unused TX debug signal
12 reg      clkcn=0;           // Divided clock for TX/RX
13 reg [7:0] fixed_data; // Fixed data to transmit
14 reg [31:0] counter = 0; // Clock divider counter
15 reg [31:0] countbyte=0;
16 reg [63:0] buff =64'h85; // 00010010 00110100 01010110 00010001
17 wire stat;
18 reg flg=1;
19
20 // Clock divider to generate baud rate clock
21 always @(posedge clk) begin
22     counter <= counter + 1;
23     tx_data=fixed_data;
24     if (counter == 100000) begin // 325Incorrect: Should be CLKS_PER_BIT/2 (
25         ↪ e.g., 5208/2)
26         counter <= 1;
27         countbyte<=countbyte+1;
28         clkcn <= ~clkcn;
29     end
30     if (stat&& flg)
31         begin
32             fixed_data<=buff[7:0];
33             flg<=0;
34         end
35     else if (~flg && ~stat) begin
36         //buff<= {8'h00,buff[63:8]};
37         flg<=1;
38     end
39 end
40

```

```

41 // Instantiate TX module EP4CE22F17C6
42 UART_tx TX (
43     .clk(clkn),
44     .data(fixed_data),
45     .data_out(Tx),
46     .rst_n(rst),    // Hardcoded: Should be input    // Hardcoded: Should be
                     ↪ controlled
47     .status(stat),
48     .tx_ctr(tx_ctr)
49 );
50
51 // Instantiate RX module
52 UART_rx RX (
53     .clk(clkn),
54     .data_in(Rx),
55     .data_out(data),    // Unconnected
56     .rst_n(rst)
57
58     // Unconnected
59 );
60
61 endmodule
62 //PIN_A11
63 //PIN_B13
64 //PIN_A13
65 //PIN_A15

```

2.2 Transmitter

```

1 module UART_tx (
2     input      clk,
3     input      rst_n,    // Active-low reset
4     input [7:0] data,    // Data to transmit
5     output reg data_out, // Serial output
6     output reg status,
7     input      tx_ctr
8 );
9     parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
10    parameter CLKS_PER_BIT = 16;
11    parameter CLKSidel = 50;
12    reg [7:0] data_buff=0;    // Data buffer for transmission
13    reg      curr_stat;    // Tracks start status
14    reg [19:0] clk_counter;    // Counts clock cycles per bit
15    reg [1:0] STATE = IDLE;    // State machine register
16    reg [3:0] bit_index = 0;    // Tracks transmitted bits
17
18
19    always @(posedge clk or negedge rst_n) begin
20        if (!rst_n) begin
21            data_out    <= 1;
22            data_buff    <= data;
23            clk_counter <= 0;
24            status      <= 1;
25        end else begin
26            case (STATE)
27                IDLE: begin
28                    if (clk_counter < CLKSidel ) begin

```

```

29         data_out      <= 1;
30         data_buff     <= data;
31                                     clk_counter <= clk_counter + 1;
32                                     status      <= 1;
33     end else begin
34         STATE          <= START;
35         status         <= 0;
36         clk_counter    <= 0;
37     end
38 end
39 START: begin
40     if (clk_counter < CLKS_PER_BIT-1) begin
41         data_out      <= 0;
42                                     data_buff     <= data;
43         clk_counter    <= clk_counter + 1;
44     end else begin
45         clk_counter    <= 0;
46         STATE          <= DATA;
47         bit_index      <= 0;
48     end
49 end
50 DATA: begin
51     if (bit_index < 8) begin
52         STATE <= DATA;
53         if (clk_counter < CLKS_PER_BIT-1) begin
54             data_out      <= data_buff[0]; // Send LSB
55             clk_counter    <= clk_counter + 1;
56         end else begin
57             data_buff      <= data_buff >> 1; // Shift right
58             clk_counter    <= 0;
59             bit_index      <= bit_index + 1;
60         end
61     end else begin
62         STATE <= STOP;
63         clk_counter <= 0;
64     end
65 end
66 STOP: begin
67     if (clk_counter < CLKS_PER_BIT-1) begin
68         data_out      <= 1; // Send stop bit
69         STATE          <= STOP;
70         clk_counter    <= clk_counter + 1;
71     end else begin
72         data_out <= 1;
73         STATE      <= IDLE;
74                                     status <= 1;
75     end
76 end
77 default: STATE <= IDLE;
78 endcase
79 end
80 end
81
82 endmodule

```

2.3 Receiver

```

1 module UART_rx #(
2     parameter CLKS_PER_BIT = 16
3 ) (
4     input          clk,
5     input          rst_n,
6     input          data_in,
7     output reg [7:0] data_out
8 );
9     parameter IDLE = 2'b00, START = 2'b01, DATA = 2'b10, STOP = 2'b11;
10    reg [7:0] data_val;
11    reg [3:0] count;
12    reg [15:0] clk_counter;
13    reg [3:0] filtercount;
14    reg [64:0] data_buffrx;
15    reg [1:0] STATE = IDLE;
16    reg [3:0] bitcount;
17    reg      flag = 1;
18    reg      statflag = 1;
19
20    always @(posedge clk or negedge rst_n) begin
21
22        if (~rst_n) begin
23            count <= 0;
24            bitcount <= 0;
25            statflag <= 0;
26            data_out <= 0;
27        end else begin
28            case (STATE)
29                IDLE: begin
30                    if (data_in==0) begin
31                        STATE <= START; // Detect start bit
32                        clk_counter<=0;
33                    end
34                end
35                START: begin
36                    clk_counter <= clk_counter + 1;
37                    if (data_in == 0 && clk_counter == CLKS_PER_BIT/2 -1) begin
38                        STATE <= DATA;
39                        bitcount <= 0;
40                        //data_val =8'h00;
41                        clk_counter<=0;
42                        data_val<=8'h00;
43                    end
44                    else if (data_in == 1 && clk_counter == CLKS_PER_BIT/2 -1)
45                        ↪ begin
46                            STATE <= IDLE;
47                        end
48                end
49                DATA: begin
50                    clk_counter <= clk_counter + 1;
51                    if (data_in && clk_counter == CLKS_PER_BIT) begin
52                        data_val <= {1'b1, data_val[7:1]};
53                        clk_counter<=0;
54                        bitcount <= bitcount + 1;
55                    end
56                    else if (data_in==0 && clk_counter == CLKS_PER_BIT)begin
57                        data_val <= {1'b0, data_val[7:1]};

```

```

57         clk_counter<=0;
58         bitcount <= bitcount + 1;
59     end
60     if (bitcount > 7) begin
61
62         STATE <= STOP;
63         clk_counter <= 0;
64     end
65
66 end
67 STOP: begin
68     if (data_in && clk_counter == CLKS_PER_BIT) begin
69         data_out<=data_val;
70         STATE <= IDLE;
71     end
72     else if (data_in==0 && clk_counter == CLKS_PER_BIT) begin
73         STATE <= IDLE;
74     end
75     clk_counter <= clk_counter + 1;
76 end
77 default: STATE <= IDLE;
78 endcase
79 end
80 end
81
82 endmodule

```

3 Test Bench

```

1  `timescale 10ns/1ns
2
3  module UART_tb();
4
5      reg clk;
6      reg rst;
7      reg [7:0] fixed_data;
8      wire tx_line;
9      wire [7:0] received_data;
10     wire [7:0] tx_data;
11     wire status;
12     wire [3:0] tx_ctr;
13
14     // Clock generation
15     initial clk = 0;
16     always #5 clk = ~clk; // 100 MHz clock (10ns period)
17
18     // Reset logic
19     initial begin
20         rst = 1;
21         #20;
22         rst = 0;
23         #20;
24         rst = 1;
25     end
26
27     // Instantiate Transmitter
28     UART_tx TX (

```

```

29     .clk(clk),
30     .data(fixed_data),
31     .data_out(tx_line),
32     .rst_n(rst),
33     .status(status),
34     .tx_ctr(tx_ctr)
35 );
36
37 // Instantiate Receiver
38 UART_rx RX (
39     .clk(clk),
40     .data_in(tx_line),
41     .data_out(received_data),
42     .rst_n(rst)
43 );
44
45 // Test scenario
46 initial begin
47     fixed_data = 8'b00100100; // ASCII 'A'
48     #100000; // Wait for UART to transmit and receive
49     $display("Received Data = %h", received_data);
50     $finish;
51 end
52
53 endmodule

```

4 Timing Diagram Captured on Simulation




Figure 1: Test Bench Simulation

5 FPGA Implementation

We used a DE0-Nano board to implement this communication system.

The pin planning we used for the board is as follows:

Node Name	Direction	Location	I/O Bank	VREF Group	Fitter Location	I/O Standard	Reserved	Current Strength	Slew Rate
Rx	Input	PIN_D3	8	B8_NO	PIN_D3	2.5 V		8mA (default)	
Tx	Output	PIN_B12	7	B7_NO	PIN_B12	2.5 V		8mA (default)	2 (default)
clk	Input	PIN_R8	3	B3_NO	PIN_R8	2.5 V		8mA (default)	
data[7]	Output	PIN_L3	2	B2_NO	PIN_L3	2.5 V		8mA (default)	2 (default)
data[6]	Output	PIN_B1	1	B1_NO	PIN_B1	2.5 V		8mA (default)	2 (default)
data[5]	Output	PIN_F3	1	B1_NO	PIN_F3	2.5 V		8mA (default)	2 (default)
data[4]	Output	PIN_D1	1	B1_NO	PIN_D1	2.5 V		8mA (default)	2 (default)
data[3]	Output	PIN_A11	7	B7_NO	PIN_A11	2.5 V		8mA (default)	2 (default)
data[2]	Output	PIN_B13	7	B7_NO	PIN_B13	2.5 V		8mA (default)	2 (default)
data[1]	Output	PIN_A13	7	B7_NO	PIN_A13	2.5 V		8mA (default)	2 (default)
data[0]	Output	PIN_A15	7	B7_NO	PIN_A15	2.5 V		8mA (default)	2 (default)
rst	Input	PIN_J15	5	B5_NO	PIN_J15	2.5 V		8mA (default)	

Figure 2: Pin Planner for the DE0-Nano Board

The UART transmitter and receiver were successfully designed and tested using the DE0-Nano

FPGA development board. The transmission and reception of serial data were verified by analyzing the UART waveforms on a digital oscilloscope, which confirmed accurate timing and signal integrity. As part of the testing process, we collaborated with another group to validate inter-board communication. Both groups configured their UART transmitters to send predefined 8-bit values. These values were successfully received by the corresponding receiver modules. To further demonstrate functionality, our board was programmed to light up its LEDs in parallel with the received data, multiply the data by 2, and then transmit it back to the other group's board. The other group's receiver module accurately decoded the data and displayed it on their DE0-Nano FPGA development board's LEDs, confirming successful two-way communication and processing.

6 Conclusion

The UART communication system was successfully designed, simulated, and implemented using SystemVerilog. The transmitter and receiver modules functioned as intended, enabling reliable asynchronous serial data transmission. Simulation results and timing diagrams confirmed accurate protocol behavior, including start, data, and stop bit handling. The system was further validated through FPGA deployment and hardware testing using a 7-segment display and an oscilloscope. This project demonstrated the complete design flow—from RTL coding and simulation to hardware implementation, highlighting the importance of UART in digital communication systems and reinforcing practical skills in SystemVerilog and FPGA development.