

# **UART** Implementation on FPGA

EN2111: Electronic Circuit Design

Group No: 31

Index Number	Name
210517E	Ranasinghe I.D.S.S.
210542B	Ratnayake R.M.L.H.
210549D	Rupasinghe N.P.S.S.

## Contents

1		L Design - Verilog Code Files	2
	1.1	UART Transceiver - uart.v	
	1.2	Generating Baudrate for the Rx and Tx Clocks - baudrate.v	
	1.3	ROM - ROM.v	
	1.4	UART Transmitter - transmitter.v	
	1.5	UART Receiver - receiver.v	
2 Te	Tes	tbenches	
	2.1	Testbench for Baudrate - baudrate_tb.v	
	2.2	Testbench for UART Implementation - testbench.v	1
3 Si	Sim	nulation Results and Timing Diagram	1
	3.1	Simulation Results	1
	3.2	Timing Diagram	1

#### Chapter 1

## RTL Design - Verilog Code Files

#### 1.1 UART Transceiver - uart.v

```
module uart(input wire [7:0] data_in, //input data
2
                     input wire wr en,
3
                      input wire clear,
4
                      input wire clk_50m,
                      output wire Tx,
5
6
                      output wire Tx_busy,
                     input wire Rx,
output wire ready,
7
8
                     input wire ready_clr,
output wire [7:0] data_out,
9
10
                      output [7:0] LEDR,
11
12
                      output wire Tx2
                                                  //output data
13
14
    assign LEDR = data_in;
15
    assign Tx2 = Tx;
16
17
    wire Txclk_en, Rxclk_en;
18
19
    wire [7:0] dataFromROM;
20
21
22
    ROM rom(.load_en(wr_en),
23
               .data_out(dataFromROM)
24
25
26
    baudrate uart baud ( .clk 50m (clk 50m),
                                   .Rxclk_en(Rxclk_en),
27
28
                                   .Txclk_en(Txclk_en)
29
30
31
    transmitter uart_Tx(
                              .data_in(dataFromROM),
32
                                   .wr_en(wr_en),
33
                                   .clk_50m(clk_50m),
                                   .clken(Txclk_en), //We assign Tx clock to enable clock
34
35
                                   .Tx(Tx),
36
                                   .Tx_busy(Tx_busy)
37
38
39
    receiver uart_Rx(
                          .Rx(Rx),
                              .ready(ready),
40
41
                               .ready_clr(ready_clr),
42
                               .clk_50m(clk_50m),
                               .clken(Rxclk_en), //We assign Tx clock to enable clock
43
44
                               .data(data_out)
45
                              );
46
    endmodule
```




Figure 1.1: RTL View

#### 1.2 Generating Baudrate for the Rx and Tx Clocks - baudrate.v

The baud rate is used to generate enabling pulses for the TX and RX, They are pulses that drive TX and RX when the Transmitter and Receiver are not in the IDLE state. It generates pulses with a given baudrate, in this case 115200.

The receiver is 16 times more sensitive than the transmitter.

```
//This is a baud rate generator to divide a 50MHz clock into a 115200 baud {
m Tx/Rx} pair.
1
2
    //The Rx clock oversamples by 16x.
3
                     (input wire clk_50m,
4
    module baudrate
5
                               output wire Rxclk_en,
6
                               output wire Txclk_en
7
                              );
8
9
10
    //Want to interface to 115200 baud UART for Tx/Rx pair
    //{\rm Hence}, 50000000 / 115200 = 434 Clocks Per Bit.
11
12
13
    parameter RX_ACC_MAX = 500000000 / (115200 * 16);
                                                               // = (1/115200) / (1/50000000) / 16
    parameter TX_ACC_MAX = 50000000 / 115200;
14
    //parameter RX_ACC_MAX = 31;
15
    //parameter TX_ACC_MAX = 511;
16
    parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
17
18
    parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
    reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
19
20
21
22
23
    always @(posedge clk_50m)
24
    begin
25
        begin
             if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
26
27
                 rx_acc <= 0;
28
29
                 rx_acc <= rx_acc + 5'b1; //increment by 00001
30
             if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
31
32
                 tx_acc <= 0;</pre>
33
34
                 tx_acc \leftarrow tx_acc + 9'b1; //increment by 000000001
35
        end
36
    end
37
```

```
38 | assign Rxclk_en = (rx_acc == 5'd0);

39 | assign Txclk_en = (tx_acc == 9'd0);

40 | endmodule
```

#### 1.3 ROM - ROM.v

The architecture of the ROM is 32, 8-bit registers. We initialized it with predefined values. The address is generated inside the ROM from 0 to 31, It runs iteratively then loads the data when enabled negedge of *load\_en*. For given 5-bit data, with negative edges triggered in *load\_en* (pressing the switch), 8-bit data is loaded to the *data\_out*.

```
1
        module ROM (
        input wire load_en,
2
3
        output reg [7:0] data_out
4
    );
5
        reg [7:0] mem [31:0]; // 256 registers, each 8 bits wide
6
        reg [4:0] addr = 5'b0; // Address width changed to 8 bits
7
8
9
         initial begin
10
                      = 8'b00000000;
11
              mem[0]
12
               mem [1]
                       = 8'b00000001;
                      = 8'b00000010;
13
              mem[2]
14
              mem[3]
                      = 8'b00000100;
15
              mem [4]
                       = 8'b00001000;
                       = 8'b00010000;
16
              mem [5]
                       = 8'b00100000;
17
               mem [6]
18
                       = 8'b01000000;
              mem[7]
                      = 8'b10000000;
19
              mem [8]
20
21
              mem[9] = 8'b10000000;
22
              mem[10] = 8'b01000000;
              mem[11] = 8'b00100000;
23
              mem[12] = 8'b00010000;
24
25
              mem[13] = 8'b00001000;
              mem[14] = 8'b00000100;
26
              mem[15] = 8'b00000010;
27
28
               mem[16] = 8'b00000001;
              mem[17] = 8'b00000000;
29
30
31
              mem[18] = 8'b00010000;
              mem[19] = 8'b00111000;
32
33
              mem[20] = 8'b011111100;
              mem[21] = 8'b11111110;
34
              mem[22] = 8'b11111111;
35
36
              mem[23] = 8'b000000000;
37
38
              mem[24] = 8'b11111111;
39
              mem[25] = 8'b111111110;
40
              mem[26] = 8'b011111100;
41
              mem[27] = 8'b00010000;
42
              mem[28] = 8'b11111111;
43
44
               mem[29] = 8'b000000000;
              mem[30] = 8'b10101010;
45
46
              mem[31] = 8'b01010101;
47
48
49
50
51
52
         // Read operation
        always @(negedge load_en) begin
53
            addr <= (addr == 5'b11111) ? 8'b00000 : addr + 1; // Increment address cyclically
54
            data_out <= mem[addr];</pre>
55
56
        end
57
    endmodule
```




Figure 1.2: RTL View of ROM.v

#### 1.4 UART Transmitter - transmitter.v

Initially, code is written in the form that when  $wr_{-}en$  is logic 0, it transmits data until it goes high. To transmit data with edges of the  $wr_{-}en$  we tried different methods.

We implemented the FLAG method -2 flags to identify the negative edge of the  $wr_en$ .

We Trigger Tx with positive edges of the  $wr\_en$  (giving a chance to load the data from the ROM at the negative edge – button pressing and we feed the data to Tx at the positive edge – button release) It was more reliable. Tx was implemented as a state machine.

```
module transmitter( input wire [7:0] data_in, //input data as an 8-bit regsiter/vector
1
                                  input wire wr_en, //enable wire to start
2
3
                                  input wire clk_50m,
4
                                  input wire clken, //clock signal for the transmitter
                                  output reg Tx, //a single 1-bit register variable to hold transmitting bit
5
6
                                  output wire Tx_busy //transmitter is busy signal
7
                                  ):
8
9
    initial
10
        begin
11
             Tx = 1'b1; //initialize Tx = 1 to begin the transmission
12
        end
13
14
    //Define the 4 states using 00,01,10,11 signals
    parameter TX_STATE_IDLE = 2'b00;
15
16
    parameter TX_STATE_START
                                 = 2!h01:
    parameter TX_STATE_DATA = 2'b10;
17
    parameter TX_STATE_STOP = 2'b11;
18
19
20
    reg [7:0] data = 8'h00;
                                        //set an 8-bit register/vector as data, initially equal to 00000000
    reg [2:0] bit_pos = 3'h0;
                                        //bit position is a 3-bit register/vector, initially equal to \phi00
21
22
    reg [1:0] state = TX_STATE_IDLE;
                                        //state is a 2 bit register/vector, initially equal to 00
23
24
    reg flag1 = 1'b0;
25
    reg flag2 = 1'b1;
26
27
    always @(posedge wr_en)
28
    begin
        flag1 <= ∼flag1;
29
30
    end
31
32
    always @(posedge clk_50m)
33
34
    begin
35
        case (state) //Let us consider the 4 states of the transmitter
36
        TX_STATE_IDLE:
            \textbf{begin} \ // \textit{We define the conditions for idle} \quad \textit{or NOT-BUSY state}
37
38
                if (flag1 == flag2)
39
                 begin
                     state <= TX_STATE_START; //assign the start signal to state</pre>
40
41
                     data <= data_in; //we assign input data vector to the current data
```

```
bit_pos <= 3'h0; //we assign the bit position to zero</pre>
42
43
                       flag2 <= \simflag2;
44
                  end
45
             end
46
47
         TX_STATE_START:
             \verb"begin"\ // \ensuremath{\text{We}} define the conditions for the transmission start state
48
                  if (clken)
49
50
                  begin
                      Tx <= 1'b0; //set Tx = 0 indicating transmission has started
51
52
                       state <= TX_STATE_DATA;</pre>
53
                  end
54
             end
55
         TX_STATE_DATA:
56
57
             begin
                  if (clken)
58
59
                  begin
60
                       if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have been transmit
61
                           state <= TX_STATE_STOP; // when bit position has finally reached 7, assign state to sto
62
                      bit_pos <= bit_pos + 3'h1; //increment the bit position by 001
Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7</pre>
63
64
65
                  end
66
             end
67
68
         TX_STATE_STOP:
69
             begin
                  if (clken)
70
71
                  begin
                      Tx \leftarrow 1'b1; //set Tx = 1 after transmission has ended
72.
                       state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been completed
73
74
75
             end
76
77
         default:
78
             begin
79
                  Tx <= 1'b1; // always begin with Tx = 1 and state assigned to IDLE
                  state <= TX_STATE_IDLE;</pre>
80
81
             end
82
         endcase
83
84
85
    assign Tx_busy = (state != TX_STATE_IDLE); //We assign the BUSY signal when the transmitter is not idle.
86
87
    endmodule
88
```

#### 1.5 UART Receiver - receiver.v

```
1
        module receiver
                          (input wire Rx,
                             output reg ready,
2
                                                           // default 1 bit reg
                             input wire ready_clr,
3
 4
                             input wire clk_50m,
5
                             input wire clken,
                             output reg [7:0] data // 8 bit register
6
8
    initial
9
    begin
10
        ready = 1'b0; // initialize ready = 0
        data = 8'b0; // initialize data as 00000000
11
12
13
    // Define the 3 states using 00,01,10 signals
14
15
    parameter RX_STATE_START = 2'b00;
    parameter RX_STATE_DATA
                                 = 2'b01;
16
                                 = 2'b10;
17
    parameter RX_STATE_STOP
18
    reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 00
19
20
    reg [3:0] sample = 0; // This is a 4-bit register
21
    reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 0000
    reg [7:0] scratch = 8'b0; // An 8-bit register assigned to 00000000
22
23
24
    always @(posedge clk_50m)
25
    begin
26
        if (ready_clr)
            ready <= 1'b0; // This resets ready to 0</pre>
27
28
29
        if (clken)
30
        begin
31
            case (state)
                                   // Let us consider the 3 states of the receiver
32
33
34
            RX_STATE_START:
                                   // We define condtions for starting the receiver
35
            begin
36
                if (!Rx || sample != 0) // start counting from the first low sample
37
                     sample <= sample + 4'b1; // increment by 0001</pre>
38
                 if (sample == 15)
39
                                             // once a full bit has been sampled
40
                 begin
                     state <= RX_STATE_DATA; // start collecting data bits</pre>
41
42
                     bit_pos <= 0;
                     sample <= 0;
43
44
                     scratch <= 0;
45
                 end
            end
46
47
48
49
50
            RX_STATE_DATA:
                               // We define conditions for starting the data colleting
51
            begin
52
                sample <= sample + 4'b1; // increment by 0001</pre>
                 if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to 7
53
                     scratch[bit_pos[2:0]] <= Rx;</pre>
54
55
                     bit_pos <= bit_pos + 4'b1; // increment by 0001</pre>
56
                 end
                if (bit_pos == 8 \&\& sample == 15) // when a full bit has been sampled and
57
                     state <= RX_STATE_STOP; // bit position has finally reached 7, assign state to stop
58
59
            end
60
61
62
63
            RX_STATE_STOP:
64
            begin
65
66
                 * Our baud clock may not be running at exactly the
                 \ast same rate as the transmitter. If we think that
67
                 * we're at least half way into the stop bit, allow
68
                 \boldsymbol{\ast} transition into handling the next start bit.
69
70
71
                 if (sample == 15 || (sample >= 8 && !Rx))
72
                 begin
                    state <= RX STATE START;
73
                    data <= scratch;
```

```
ready <= 1'b1;
sample <= 0;</pre>
75
76
77
                   end
78
                   else begin
79
                      sample <= sample + 4'b1;</pre>
80
                   end
81
              end
82
83
84
85
              default:
86
              begin
                  state <= RX_STATE_START; // always begin with state assigned to START</pre>
87
88
89
90
             endcase
91
         end
92
    end
93
94
    endmodule
```

### Chapter 2

## **Testbenches**

### 2.1 Testbench for Baudrate - baudrate\_tb.v

```
`timescale 1ps / 1ps
2
3
    module baudrate_tb;
4
5
      // Inputs
6
      reg clk_50m;
7
      // Outputs
8
9
      wire Rxclk_en;
10
      wire Txclk_en;
11
12
      // Instantiate the baudrate module
      baudrate dut (
13
14
        .clk_50m(clk_50m),
        .Rxclk_en(Rxclk_en),
15
16
        .Txclk_en(Txclk_en)
17
18
      // Clock generation
always #10 clk_50m = ~clk_50m;
19
20
21
      // Stimulus
22
23
      initial begin
24
        clk_50m = 0;
25
26
        // Add reset here if necessary
27
        #1000 $finish; // Finish simulation after 1000 time units
28
29
      end
30
31
      // Monitor
      always @(posedge clk_50m)
32
33
      begin
34
        if (Rxclk_en == 1)
35
            begin
                 $display("Rxclk_en: %b, Txclk_en: %b", Rxclk_en, Txclk_en);
36
37
38
      end
39
    endmodule
40
```




Figure 2.1: Baudrate Waveform

### 2.2 Testbench for UART Implementation - testbench.v

```
//This is a simple testbench for UART Tx and Rx.
2
    //The Tx and Rx pins have been connected together creating a serial loopback.
3
    //We check if we receive what we have transmitted by sending incremeting data bytes.
4
    //It sends out byte OxAB over the transmitter
5
6
    //It then exercises the receive by receiving byte 0x3F
    //`include "uart.v"
7
9
    module testbench();
10
11
    reg [7:0] data = 0;
12
    reg clk = 0;
13
    reg enable = 0;
14
    wire Tx_busy;
15
16
    wire rdy;
    wire [7:0] Rx_data;
17
18
19
    wire loopback;
20
    reg ready_clr = 0;
21
    uart_prev test_uart_prev(.data_in(data),
22
23
                         .wr_en(enable),
24
                         .clk_50m(clk),
25
                         .Tx(loopback),
                         .Tx_busy(Tx_busy),
26
27
                         .Rx(loopback),
28
                         .ready (ready),
29
                         .ready_clr(ready_clr),
30
                         .data_out(Rx_data)
31
                         );
32
33
34
    initial
35
    begin
        $dumpfile("uart.vcd");
36
        $dumpvars(0, testbench);
37
38
        enable <= 1'b1;
39
        #2 enable <= 1'b0;
40
    end
41
42
43
44
    always
45
    begin
46
        #1 clk = \simclk;
47
    end
```

```
48
49
50
51
    always @(posedge ready)
52
    begin
53
        #2 ready_clr <= 1;</pre>
54
        #2 ready_clr <= 0;
55
56
         if (Rx_data == data)
57
58
         begin
59
             $display("PASS: rx now = %x, tx now = %x", Rx_data, data);
60
61
62
         if (Rx_data != data)
63
         begin
             $display("FAIL: rx now = %x, tx now = %x", Rx_data, data);
64
65
         end
66
67
         if (Rx_data == 8'b00001111)
68
69
         begin
             $display("SUCCESS: all bytes verified");
70
71
72
         end
73
        data <= data + 1'b1;
enable <= 1'b1;
#2 enable <= 1'b0;</pre>
74
75
76
77
78
79
    endmodule
```

### Chapter 3

## Simulation Results and Timing Diagram

#### 3.1 Simulation Results




Figure 3.1: Simulation Results

## 3.2 Timing Diagram




Figure 3.2: Timing Diagram