



Department of Electronic and Telecommunication Engineering
University of Moratuwa

UART Implementation on FPGA

EN2111: Electronic Circuit Design

Group No: 31

Index Number	Name
210517E	Ranasinghe I.D.S.S.
210542B	Ratnayake R.M.L.H.
210549D	Rupasinghe N.P.S.S.

Contents

1	RTL Design - Verilog Code Files	2
1.1	UART Transceiver - uart.v	2
1.2	Generating Baudrate for the Rx and Tx Clocks - baudrate.v	3
1.3	ROM - ROM.v	4
1.4	UART Transmitter - transmitter.v	5
1.5	UART Receiver - receiver.v	7
2	Testbenches	9
2.1	Testbench for Baudrate - baudrate_tb.v	9
2.2	Testbench for UART Implementation - testbench.v	10
3	Simulation Results and Timing Diagram	12
3.1	Simulation Results	12
3.2	Timing Diagram	13

Chapter 1

RTL Design - Verilog Code Files

1.1 UART Transceiver - uart.v

```
1  module uart(input wire [7:0] data_in, //input data
2             input wire wr_en,
3             input wire clear,
4             input wire clk_50m,
5             output wire Tx,
6             output wire Tx_busy,
7             input wire Rx,
8             output wire ready,
9             input wire ready_clr,
10            output wire [7:0] data_out,
11            output [7:0] LEDR,
12            output wire Tx2           //output data
13            );
14
15  assign LEDR = data_in;
16  assign Tx2 = Tx;
17  wire Txclk_en, Rxclk_en;
18
19  wire [7:0] dataFromROM;
20
21
22  ROM rom(.load_en(wr_en),
23         .data_out(dataFromROM)
24         );
25
26  baudrate uart_baud( .clk_50m(clk_50m),
27                    .Rxclk_en(Rxclk_en),
28                    .Txclk_en(Txclk_en)
29                    );
30
31  transmitter uart_Tx( .data_in(dataFromROM),
32                    .wr_en(wr_en),
33                    .clk_50m(clk_50m),
34                    .clken(Txclk_en), //We assign Tx clock to enable clock
35                    .Tx(Tx),
36                    .Tx_busy(Tx_busy)
37                    );
38
39  receiver uart_Rx( .Rx(Rx),
40                  .ready(ready),
41                  .ready_clr(ready_clr),
42                  .clk_50m(clk_50m),
43                  .clken(Rxclk_en), //We assign Tx clock to enable clock
44                  .data(data_out)
45                  );
46
47  endmodule
```




Figure 1.1: RTL View

1.2 Generating Baudrate for the Rx and Tx Clocks - baudrate.v

The baud rate is used to generate enabling pulses for the TX and RX, They are pulses that drive TX and RX when the Transmitter and Receiver are not in the IDLE state. It generates pulses with a given baudrate, in this case 115200.

The receiver is 16 times more sensitive than the transmitter.

```

1  //This is a baud rate generator to divide a 50MHz clock into a 115200 baud Tx/Rx pair.
2  //The Rx clock oversamples by 16x.
3
4  module baudrate (input wire clk_50m,
5                  output wire Rxclk_en,
6                  output wire Txclk_en
7                  );
8
9
10 //Want to interface to 115200 baud UART for Tx/Rx pair
11 //Hence, 50000000 / 115200 = 434 Clocks Per Bit.
12
13 parameter RX_ACC_MAX = 50000000 / (115200 * 16); // = (1/115200) / (1/50000000) / 16
14 parameter TX_ACC_MAX = 50000000 / 115200;
15 //parameter RX_ACC_MAX = 31;
16 //parameter TX_ACC_MAX = 511;
17 parameter RX_ACC_WIDTH = $clog2(RX_ACC_MAX);
18 parameter TX_ACC_WIDTH = $clog2(TX_ACC_MAX);
19 reg [RX_ACC_WIDTH - 1:0] rx_acc = 0;
20 reg [TX_ACC_WIDTH - 1:0] tx_acc = 0;
21
22
23 always @(posedge clk_50m)
24 begin
25     begin
26         if (rx_acc == RX_ACC_MAX[RX_ACC_WIDTH - 1:0])
27             rx_acc <= 0;
28         else
29             rx_acc <= rx_acc + 5'b1; //increment by 00001
30
31         if (tx_acc == TX_ACC_MAX[TX_ACC_WIDTH - 1:0])
32             tx_acc <= 0;
33         else
34             tx_acc <= tx_acc + 9'b1; //increment by 000000001
35     end
36 end
37

```

```

38 assign Rxclk_en = (rx_acc == 5'd0);
39 assign Txclk_en = (tx_acc == 9'd0);
40
41 endmodule

```

1.3 ROM - ROM.v


The architecture of the ROM is 32, 8-bit registers. We initialized it with predefined values.

The address is generated inside the ROM from 0 to 31, It runs iteratively then loads the data when enabled negedge of *load_en*. For given 5-bit data, with negative edges triggered in *load_en* (pressing the switch), 8-bit data is loaded to the *data_out*.

```

1  module ROM (
2      input wire load_en,
3      output reg [7:0] data_out
4  );
5
6      reg [7:0] mem [31:0]; // 256 registers, each 8 bits wide
7      reg [4:0] addr = 5'b0; // Address width changed to 8 bits
8
9
10     initial begin
11         mem[0] = 8'b00000000;
12         mem[1] = 8'b00000001;
13         mem[2] = 8'b00000010;
14         mem[3] = 8'b00000100;
15         mem[4] = 8'b00001000;
16         mem[5] = 8'b00010000;
17         mem[6] = 8'b00100000;
18         mem[7] = 8'b01000000;
19         mem[8] = 8'b10000000;
20
21         mem[9] = 8'b10000000;
22         mem[10] = 8'b01000000;
23         mem[11] = 8'b00100000;
24         mem[12] = 8'b00010000;
25         mem[13] = 8'b00001000;
26         mem[14] = 8'b00000100;
27         mem[15] = 8'b00000010;
28         mem[16] = 8'b00000001;
29         mem[17] = 8'b00000000;
30
31         mem[18] = 8'b00010000;
32         mem[19] = 8'b00111000;
33         mem[20] = 8'b01111100;
34         mem[21] = 8'b11111110;
35         mem[22] = 8'b11111111;
36         mem[23] = 8'b00000000;
37
38
39         mem[24] = 8'b11111111;
40         mem[25] = 8'b11111110;
41         mem[26] = 8'b01111100;
42         mem[27] = 8'b00010000;
43         mem[28] = 8'b11111111;
44         mem[29] = 8'b00000000;
45         mem[30] = 8'b10101010;
46         mem[31] = 8'b01010101;
47     end
48
49
50
51
52     // Read operation
53     always @(negedge load_en) begin
54         addr <= (addr == 5'b11111) ? 8'b00000 : addr + 1; // Increment address cyclically
55         data_out <= mem[addr];
56     end
57
58 endmodule

```



```

42         bit_pos <= 3'h0; //we assign the bit position to zero
43         flag2 <= ~flag2;
44     end
45 end
46
47 TX_STATE_START:
48     begin //We define the conditions for the transmission start state
49         if (clken)
50             begin
51                 Tx <= 1'b0; //set Tx = 0 indicating transmission has started
52                 state <= TX_STATE_DATA;
53             end
54         end
55
56 TX_STATE_DATA:
57     begin
58         if (clken)
59             begin
60                 if (bit_pos == 3'h7) //we keep assigning Tx with the data until all bits have been transmitted
61                     state <= TX_STATE_STOP; // when bit position has finally reached 7, assign state to stop
62                 else
63                     bit_pos <= bit_pos + 3'h1; //increment the bit position by 001
64                 Tx <= data[bit_pos]; //Set Tx to the data value of the bit position ranging from 0-7
65             end
66         end
67
68 TX_STATE_STOP:
69     begin
70         if (clken)
71             begin
72                 Tx <= 1'b1; //set Tx = 1 after transmission has ended
73                 state <= TX_STATE_IDLE; //Move to IDLE state once a transmission has been completed
74             end
75         end
76
77 default:
78     begin
79         Tx <= 1'b1; // always begin with Tx = 1 and state assigned to IDLE
80         state <= TX_STATE_IDLE;
81     end
82 endcase
83
84 end
85
86 assign Tx_busy = (state != TX_STATE_IDLE); //We assign the BUSY signal when the transmitter is not idle.
87
88 endmodule

```

1.5 UART Receiver - receiver.v

```
1  module receiver (input wire Rx,
2                    output reg ready,           // default 1 bit reg
3                    input wire ready_clr,
4                    input wire clk_50m,
5                    input wire clken,
6                    output reg [7:0] data       // 8 bit register
7                    );
8
9  initial
10 begin
11    ready = 1'b0; // initialize ready = 0
12    data = 8'b0; // initialize data as 00000000
13 end
14
15 // Define the 3 states using 00,01,10 signals
16 parameter RX_STATE_START    = 2'b00;
17 parameter RX_STATE_DATA     = 2'b01;
18 parameter RX_STATE_STOP     = 2'b10;
19
20 reg [1:0] state = RX_STATE_START; // state is a 2-bit register/vector, initially equal to 00
21 reg [3:0] sample = 0; // This is a 4-bit register
22 reg [3:0] bit_pos = 0; // bit position is a 4-bit register/vector, initially equal to 0000
23 reg [7:0] scratch = 8'b0; // An 8-bit register assigned to 00000000
24
25 always @(posedge clk_50m)
26 begin
27     if (ready_clr)
28         ready <= 1'b0; // This resets ready to 0
29
30     if (clken)
31     begin
32         case (state) // Let us consider the 3 states of the receiver
33
34             RX_STATE_START: // We define conditions for starting the receiver
35             begin
36                 if (!Rx || sample != 0) // start counting from the first low sample
37                     sample <= sample + 4'b1; // increment by 0001
38
39                 if (sample == 15) // once a full bit has been sampled
40                 begin
41                     state <= RX_STATE_DATA; // start collecting data bits
42                     bit_pos <= 0;
43                     sample <= 0;
44                     scratch <= 0;
45                 end
46             end
47
48             RX_STATE_DATA: // We define conditions for starting the data collecting
49             begin
50                 sample <= sample + 4'b1; // increment by 0001
51                 if (sample == 4'h8) begin // we keep assigning Rx data until all bits have 01 to 7
52                     scratch[bit_pos[2:0]] <= Rx;
53                     bit_pos <= bit_pos + 4'b1; // increment by 0001
54                 end
55                 if (bit_pos == 8 && sample == 15) // when a full bit has been sampled and
56                     state <= RX_STATE_STOP; // bit position has finally reached 7, assign state to stop
57             end
58
59             RX_STATE_STOP:
60             begin
61                 /*
62                 * Our baud clock may not be running at exactly the
63                 * same rate as the transmitter. If we think that
64                 * we're at least half way into the stop bit, allow
65                 * transition into handling the next start bit.
66                 */
67                 if (sample == 15 || (sample >= 8 && !Rx))
68                 begin
69                     state <= RX_STATE_START;
70                     data <= scratch;
71                 end
72             end
73         endcase
74     end
75 end
```



```

75         ready <= 1'b1;
76         sample <= 0;
77     end
78     else begin
79         sample <= sample + 4'b1;
80     end
81 end
82
83
84
85     default:
86     begin
87         state <= RX_STATE_START; // always begin with state assigned to START
88     end
89
90     endcase
91 end
92 end
93
94 endmodule

```

Chapter 2

Testbenches

2.1 Testbench for Baudrate - baudrate_tb.v

```
1  `timescale 1ps / 1ps
2
3  module baudrate_tb;
4
5      // Inputs
6      reg clk_50m;
7
8      // Outputs
9      wire Rxclk_en;
10     wire Txclk_en;
11
12     // Instantiate the baudrate module
13     baudrate dut (
14         .clk_50m(clk_50m),
15         .Rxclk_en(Rxclk_en),
16         .Txclk_en(Txclk_en)
17     );
18
19     // Clock generation
20     always #10 clk_50m = ~clk_50m;
21
22     // Stimulus
23     initial begin
24         clk_50m = 0;
25
26         // Add reset here if necessary
27
28         #1000 $finish; // Finish simulation after 1000 time units
29     end
30
31     // Monitor
32     always @(posedge clk_50m)
33     begin
34         if (Rxclk_en == 1)
35             begin
36                 $display("Rxclk_en: %b, Txclk_en: %b", Rxclk_en, Txclk_en);
37             end
38     end
39
40 endmodule
```




Figure 2.1: Baudrate Waveform

2.2 Testbench for UART Implementation - testbench.v

```

1  //This is a simple testbench for UART Tx and Rx.
2  //The Tx and Rx pins have been connected together creating a serial loopback.
3  //We check if we receive what we have transmitted by sending incrementing data bytes.
4
5  //It sends out byte 0xAB over the transmitter
6  //It then exercises the receive by receiving byte 0x3F
7  `include "uart.v"
8
9  module testbench();
10
11  reg [7:0] data = 0;
12  reg clk = 0;
13  reg enable = 0;
14
15  wire Tx_busy;
16  wire rdy;
17  wire [7:0] Rx_data;
18
19  wire loopback;
20  reg ready_clr = 0;
21
22  uart_prev test_uart_prev(.data_in(data),
23                          .wr_en(enable),
24                          .clk_50m(clk),
25                          .Tx(loopback),
26                          .Tx_busy(Tx_busy),
27                          .Rx(loopback),
28                          .ready(ready),
29                          .ready_clr(ready_clr),
30                          .data_out(Rx_data)
31                          );
32
33
34  initial
35  begin
36      $dumpfile("uart.vcd");
37      $dumpvars(0, testbench);
38      enable <= 1'b1;
39      #2 enable <= 1'b0;
40  end
41
42
43
44  always
45  begin
46      #1 clk = ~clk;
47  end

```

```

48
49
50
51 always @(posedge ready)
52 begin
53
54     #2 ready_clr <= 1;
55     #2 ready_clr <= 0;
56
57     if (Rx_data == data)
58     begin
59         $display("PASS: rx now = %x, tx now = %x", Rx_data, data);
60     end
61
62     if (Rx_data != data)
63     begin
64         $display("FAIL: rx now = %x, tx now = %x", Rx_data, data);
65     end
66
67
68     if (Rx_data == 8'b00001111)
69     begin
70         $display("SUCCESS: all bytes verified");
71         $finish;
72     end
73
74     data <= data + 1'b1;
75     enable <= 1'b1;
76     #2 enable <= 1'b0;
77
78
79 end
80 endmodule

```

Chapter 3

Simulation Results and Timing Diagram

3.1 Simulation Results




Figure 3.1: Simulation Results

3.2 Timing Diagram




Figure 3.2: Timing Diagram