

Decimal Numbers are base 10

$$5374 = 5 \cdot 10^3 + 3 \cdot 10^2 + 7 \cdot 10^1 + 4 \cdot 10^0$$
$$10^3 10^2 10^1 10^0$$
$$A = \sum_{i=0}^{n-1} a_i 10^i$$

Binary numbers are base 2

$$1101 = 1 \cdot 2^3 + 1 \cdot 2^2 + 0 \cdot 2^1 + 1 \cdot 2^0 = 13_{10}$$
$$2^3 2^2 2^1 2^0$$
$$A = \sum_{i=0}^{n-1} a_i 2^i$$

Decimal to Binary conversion

method #1

* Find the largest power of 2 that fits, subtract, if not zero, repeat

method #2

* Divide by 2, put the remainder to the left of the binary representation

ex:

method #1

$$\begin{aligned} 53_{10} - 32 &= 21 \\ 21 - 16 &= 5 \\ 5 - 4 &= 1 \\ 1 - 1 &= 0 \end{aligned}$$

1 1 0 1 0 1
2⁵ 2⁴ 2³ 2² 2¹ 2⁰

53₁₀

method #2

$$\begin{array}{r} 53 / 2 = 26 \dots 1 \\ 26 / 2 = 13 \dots 0 \\ 13 / 2 = 6 \dots 1 \\ 6 / 2 = 3 \dots 0 \\ 3 / 2 = 1 \dots 1 \\ 1 / 2 = 0 \dots 1 \end{array}$$

110101

Binary Values and Range

N-digit decimal numbers

10^N values

Range: $[0, 10^{N-1}]$

ex: 3 digit decimal number

$10^3 = 1000$ possibilities

Range: $[0, 999]$

N-digit binary numbers

2^N values

Range: $[0, 2^{N-1}]$

ex: 3 digit binary number

$2^3 = 8$ possibilities

Range: $[0, 7] = [000_2, 111_2]$

Hexadecimal Numbers are base 16

0 1 2 3 . . .

9 10 11 12 13 14 15

g

A

B

C

D

E

F

Hexadecimal to Binary conversion

$4AF_{16}$ (also written as $0x4AF$) to binary

0100 1010 1111

ex:
01101011₂
↓
0110₂ 1011₂
↓ ↓
6B₁₆

Hexadecimal to Decimal conversion

$4AF_{16}$ to decimal

$$16^2 \cdot 4 + 16^1 \cdot 10 + 16^0 \cdot 15 = 1199_{10}$$

Bits	Bytes & Nibbles	Bytes
least significant bit 10010110 most significant bit	byte 10010110 nibble	CEBF9AD7 most s. byte least s. byte
Large Powers of 2	$2^{10} = 1 \text{ kilo} \approx 1000$ $2^{20} = 1 \text{ mega} \approx 1 \text{ mil}$ $2^{30} = 1 \text{ giga} \approx 1 \text{ bil}$	
Estimating Powers of 2		
↳ what is the value of 2^{24} ? $2^4 \cdot 2^{20} \approx 16 \text{ mil}$		
↳ How many values can a 32-bit variable represent? $2^2 \cdot 2^{30} \approx 4 \text{ bil}$		
Signed Binary Numbers		
2 ways to represent		
Sign/Magnitude Numbers		Two's Complement Numbers
1 sign bit, $N-1$ magnitude bits		most sig. bit is a negative power of 2
$+ \rightarrow 0$	$- \rightarrow 1$	addition works ✓
addition doesn't work X		
ex: $+6 = 0110$		ex: $1111 = -2^3 + 2^2 + 2^1 + 2^0 = -1$
$-6 = 1110$		

Two's Complement Numbers : Flipping the sign

Method: ① Invert the bits ② Add 1

ex:

$$\text{Flip the sign of } 3_{10} = 0011_2 \rightarrow \begin{array}{r} 1100 \\ + 1 \\ \hline 1101 \end{array} = -3_{10}$$

ex:

$$\text{Take the complement of } 6_{10} = 0110_2 \rightarrow \begin{array}{r} 1001 \\ + 1 \\ \hline 1010 \end{array} = -6_{10}$$

ex:

$$\text{Two's complement } 1001_2 \text{ decimal} \rightarrow -2^3 + 2^0 = -7_{10}$$

Two's Complement Numbers : Addition

ex:

Add $6 + (-6)$ using two's complements

$$\begin{array}{r} 111 \\ 0110 \\ + 1010 \\ \hline 10000 \end{array}$$

ex:

Add $-2 + 3$ using two's complements

$$\begin{array}{r} 1110 \\ 0011 \\ + 10001 \\ \hline \end{array}$$

Overflow

* Carry out the most significant

* Overflow can occur when two numbers being added have the same sign bit

Increasing Bit Width

Sign extension

Number value stays same

ex: $(3)_{10}$

$$\begin{array}{r} 0011 \\ \curvearrowleft \\ 0000\ 0011 \end{array}$$

$$\begin{array}{r} (-5)_{10} \\ 1011 \\ \curvearrowleft \\ 1111\ 1011 \end{array}$$

Zero-extension

value changes for (-)'s

ex: $(3)_{10}$

$$\begin{array}{r} 0011 \\ \curvearrowleft \\ 0000\ 0011 \end{array}$$

$$\begin{array}{r} (-5)_{10} \\ 1011 \\ \curvearrowleft \\ 0000\ 1011 \end{array}$$

Binary Multiplication

very similar
to normal

$$\begin{array}{r} 0101 \\ \times 0111 \\ \hline 0101 \\ 0101 \\ 0101 \\ \hline 00000 \\ \hline 0100011 \end{array}$$

$$5 \cdot 7 = 35$$

Logical and Arithmetic Shift

useful for multiplying numbers

Logical left & right shift

\swarrow \downarrow
 $(A \ll N)$ $(A \gg N)$

Move A to left / right by N positions, extend with 0s

ex: $\underline{\underline{XXX}}01 \ll 3 = 01\underline{\underline{XXX}}$

Arithmetic Shift

\downarrow
 $(A \ggg N)$

Move A to right, except for sign bit, by N positions, extend with sign bit

ex: $10\underline{\underline{XXX}} \ggg 3 = 1110$

Shifters as Multipliers & Dividers

$$A \ll N = A \cdot 2^N$$

~~ex:~~
 $00001 \ll 2 = 00100$
 $(1 \cdot 2^2 = 4)$

$$A \gg N = A / 2^N$$

~~ex:~~
 $10000 \gg 2 = 11100$
 $(-16 / 2^2 = -4)$

So far we
saw... →

Number Systems

- Positive
 - ↳ Unsigned binary
- Negative
 - ↳ Two's complement
 - ↳ Sign / magnitude numbers

Fractional Numbers have 2 common notations :

- ① Fixed Point : restricted range, faster computation
- ② Floating Point : binary point floats to the right of the most sig. 1 (scientific notation). larger range of values but more expensive (more power)

Fixed Point

Integer bits	Fraction bits
--------------	---------------

Floating Point

Sign	Exponent	Mantissa
------	----------	----------

$$\pm M \times 2^E$$

① Fixed Point

Using 4 integer and 4 fraction bits

$$0110.1100$$

$\begin{matrix} 1 & 1 \\ \swarrow & \searrow \\ 2^1 & 2^0 \\ \downarrow & \downarrow \\ 2^{-1} & 2^{-2} \\ \uparrow & \uparrow \\ 2^{-3} & 2^{-4} \end{matrix}$

~~ex:~~
7.5625₁₀ to binary

0111

$$\begin{aligned} 0.5625 \cdot 2 &= 1.125 \\ 0.125 \cdot 2 &= 0.250 \\ 0.250 \cdot 2 &= 0.5 \\ 0.5 \cdot 2 &= 1 \end{aligned}$$

Digit = 1
Digit = 0
Digit = 0
Digit = 1

$$p=p-1 = 0.125$$

$$p=p-1 = 0$$

0111.1001

Signed Fixed Point Numbers

Sign / magnitude

$$-7.5_{10} = 1111.000$$

Two's complements

$$1. +7.5$$

$$01111000$$

$$2. \text{ Invert bits}$$

$$3. \text{ Add } 1 \text{ to lsb}$$

$$\begin{array}{r} 10000111 \\ + 1 \\ \hline 10001000 \end{array}$$

② Floating- Point Numbers

Binary point FLOATS $\rightarrow 110101 \rightarrow 1.10101$

Step 1



- a. convert decimal to binary

$$228_{10} = 11100100_2$$

- b. binary "scientific notation"

$$11100100 \rightarrow 1.1100100 \times 2^7$$

- c. Fill each of 32 bits

1 bit	8 bits	23 bits
0	00000111	11100100 - - - 0
+ 7 as in 2^7		

Step 2

- a. mantissa always starts with a 1 (bc scientific not.)
Therefore no need to store the 1.

\hookrightarrow "implicit leading 1"

1 bit	8 bits	23 bits
0	00000111	X1100100 - - - 0

Store only fraction bits in the 23-bit field

Step 3 think: how can you represent (-) exponents?

biased exponents = bias + exponent

bias = 127 (01111111_2)

exponent 7 $\rightarrow 127 + 7 = 134 = 10000110_2$

$$\begin{array}{l} [0, 126] < 0 \\ [127, 255] \geq 0 \end{array} \quad \left. \right\} [-126, 127]$$

think of it as:
7 is the 134th
number in this range

FINAL:

1 bit	8 bits	23 bits
0	10000110	1100100 - - - 0

Sign Biased exp. Fraction

→ in hexadecimal: 0x43640000

Numbers with Fractions

Unsigned

N bits $\rightarrow 2^N$ values

$$R: [0, 2^N - 1]$$

Value "A"

$$\rightarrow \lfloor \log_2 A \rfloor + 1$$

bits are required

Two's complement

N bits $\rightarrow 2^{N-1}$ values

$$R: [-2^{N-1}, 2^{N-1} - 1]$$

Value "A"

$$\rightarrow \lfloor \log_2 |A| \rfloor + 2 \text{ bits}$$

ex:

Convert -58.25_{10} to floating point notation

$$-58.25_{10} = 111.010.01_2$$

$$1.1101001 \times 2^5$$

1 bit	8 bits	23 bits
1	10000100	11010010...0

-

$$127 + 5 = 132 \rightarrow \text{exponent}$$

formula to convert it back

$$(-1)^{\text{sign}} \cdot 2^{(\text{exponent} - 127)} \cdot 1.F$$

ex:

Convert -0.25_{10} to floating point notation

$$0.25_{10} = 0.01_2 \rightarrow 1.0 \times 2^{-2}$$

$$127 + (-2) = 125$$

1 bit	8 bits	23 bits
1	01111101	0000 ... 0

(-)

ex:

Convert $11000010011010010000000000000000$ to decimal representation

$$(-1)^{\text{sign}} \cdot 2^{(\text{exponent} - 127)} \cdot 1.F$$

$$= -1 \times 2^{(132 - 127)} \times 1.1101001 = -1 \times 2^5 \times 1.1101001 = -58.25_{10}$$

Remember! Implicit leading 1



How do we store
other special cases



Number	Sign	Exponent	Fraction
0	Any	00000000	00000000000000000000000000000000
∞	0	11111111	00000000000000000000000000000000
$-\infty$	1	11111111	00000000000000000000000000000000
NaN	Any	11111111	non-zero
denormals	Any	00000000	$F \neq 0$ $(-1)^s \times 2^{-126} \times 0.F$

«Not a Number» e.g.: $\sqrt{-1}$

Floating Point Precision

Single - precision
format 32 - bit

Double - precision
format 64 - bit

Half - precision
format 16 - bit

Precision	Num. Bits	Num. Sign Bits	Num. Exponent Bits	Num. Fraction Bits	Bias	Minimum Positive Normal Value	Maximum Value	Minimum Positive Subnormal Value
Single	32	1	8	23	127	2^{-126}	$(2 \cdot 2^{-23}) \times 2^{127}$	2^{-149}
Double	64	1	11	52	1023	2^{-1022}	$(2 \cdot 2^{-52}) \times 2^{1023}$	2^{-1074}
Half	16	1	5	10	15	2^{-14}	$(2 \cdot 2^{-10}) \times 2^{15}$	2^{-24}

Floating Point : Rounding

Rounding modes

Up ↑ (ceiling)

Toward 0 (truncation)

Down ↓ (floor)

To nearest (default)

Overflow: too large (round to ∞)

Underflow: too small (round to 0)

~~ex:~~

- Example:** round 1.100101 (1.578125) to only 3 fraction bits
- Down: 1.100
 - Up: 1.101
 - Toward zero: 1.100 ↙ if negative ↑ if positive ↓
(so literally towards zero)
 - To nearest: 1.101 (1.625 is closer to 1.578125 than 1.5 is)

Floating Point Addition

Step 1

Decompose Operands

(and add implicit 1)

Keep in mind that the results of floating point operations may not be the exact result of the decimal since the numbers that are represented with floating points are limited.

~~ex:~~

X Y

Add $3.75 + 5.125$ in floating point notation.

$$3.75_{10} = 11.11_2 \rightarrow \begin{array}{c} \cancel{X.}111 \times 2^1 \\ \text{sign } \boxed{0} \text{ exp } \boxed{1000\ 0000} \text{ mantissa } \boxed{111\ 000\dots 000} \end{array}$$

$$5.125_{10} = 101.001_2 \rightarrow \begin{array}{c} \cancel{Y.}01001 \times 2^2 \\ \text{sign } \boxed{0} \text{ exp } \boxed{1000\ 0001} \text{ mantissa } \boxed{01001\ 000\dots 000} \end{array}$$

Step 2 Equalize Exponents (shift mantissas)

$$X \rightarrow \text{exp: } 128 \rightsquigarrow \text{shift right by 1}$$

$$Y \rightarrow \text{exp: } 129$$

$$111000\dots 0 \gg 2 = \underbrace{0111000\dots 0}_{23 \text{ bits}}$$

Step 3 Convert from sign magnitude to 2's complement

In this exercise there are no negative numbers however if there were, we would **invert the bits & add 1**.

Step 4 Add mantissas

Both now have $\text{exp} = 129$

so we can add mantissas

Note that regardless of signs,
this step works since 2's comp.

$$\begin{array}{r} 0.1111000000\ldots \\ + 1.0100100000\ldots \\ \hline 1.00011100000 \end{array}$$

Step 5 Convert from 2's complement to sign magnitude

In this exercise there are no negative numbers however if there were, we would **invert the bits & add 1**.

Step 6 Normalize Result

$$129 + 1 = 130 \text{ (new exponent)}$$

$$0 \underbrace{1000\ 0010}_{\text{exp.}} \underbrace{000\ 110\ 0000\ \dots\ 0000}_{\text{fraction}} = 8.875_{10}$$

Why biased exponent?

Easier to compute & store ?



Floating - Point Multiplication

1. Sum the exponents and subtract the bias
2. Multiply mantissas
3. Normalize (if needed)

Ex. here

Floating - Point Subtraction

and Division are ... →

not common, opposite
of (+) & (x)

How to subtract binary numbers

method 1

$$\begin{array}{r} 010 = 2^{10} \\ 1101 \\ - 1010 \\ \hline 0011 \end{array}$$

method 2
work on two's complement and sum

ex: $13 - 10$?

$$\begin{array}{r} 13 = 01101 \\ 10 = 01010 \\ - 10 = 10101 \\ + 1 \\ \hline 10110 \end{array}$$

$$13 + (-10) = 01101 + 10101 = 100011 = 0011$$

* Overflow only happens if numbers have the same sign.

method 3

$$\text{ex: } 4.25 - 1.5 = ?$$

$$\begin{array}{r} 0100.01 \\ + 110.10 \\ \hline 10010.11 \end{array}$$
$$= 0010.11 = 2.75_{10}$$

$$4.25 = 0100.01$$

$$\begin{array}{r} 1.5 = 01.1 \\ 10.0 \\ \hline -1.5 = 10.1 \end{array}$$

on two's complement
you always
add 1 to
the rightmost
digit, doesn't
matter if fraction

How to subtract / add hexa. numbers

ex: $40_{16} = 17_{10}$

~~$\begin{array}{r} 40 \\ + 13 \\ \hline 53 \end{array}$~~

$\begin{array}{r} 40 \\ + A3 \\ \hline 4780 \end{array}$

ex: $+0x1 = 16_{10}$

$\begin{array}{r} +0x1 \\ + 4780 \\ \hline 51BB \end{array}$

Exercises

1. Turn 14 & 11 into $14_{10} = 1110$ base 2 and multiply.

$$\begin{array}{r}
 1110 \\
 \times 1011 \\
 \hline
 1110 \\
 1110 \\
 1110 \\
 0000 \\
 + 1110 \\
 \hline
 10011010
 \end{array}$$

$\xrightarrow{x 11_{10} = 1011}$

2. Sum and subtract 1110010 & 1010001

$$\begin{array}{r}
 11 \\
 1110010 \\
 1010001 \\
 + \hline
 11000011
 \end{array}$$

$$\begin{array}{r}
 1110010 = 2_{10} \\
 1010001 \\
 - \hline
 0100001
 \end{array}$$

3. Given $A = -24$ and $B = 37$, turn them into 2-compl. base 2 calculate $A+B$ and $A-B$ and check results on base 10.

$$\begin{array}{l}
 A = -24_{10} = 11101000 \\
 B = 37_{10} = 00100101
 \end{array}
 \left\{
 \begin{array}{l}
 \begin{array}{r}
 11101000 \\
 + 00100101 \\
 \hline
 10001101
 \end{array} \\
 = 13_{10}
 \end{array}
 \right.$$

$$\begin{array}{r}
 1111 \\
 11101000 = -24 \\
 + 11011011 \\
 \hline
 11000011
 \end{array}$$

$$\begin{array}{r}
 11011010 \\
 + 1 \\
 \hline
 -37_{10} = 11011011
 \end{array}$$

$$= -61_{10}$$

Q. Consider $X = 0x45A00000$ and $Y = 0xC5100000$, convert to IEEE 754 notation and add them. Show as hexadecimal

$$X = 0x45A00000 = 0100\ 0101\ 1010\ 000\dots_2$$

$$Y = 0xC5100000 = 1100\ 0101\ 0001\ 000\dots_2$$

$$X \left\{ \begin{array}{l} \text{Sign} = 0 \\ (-) \end{array} \right. \quad \begin{array}{l} \text{exponent} = 10001011 = 139 \\ 139 - 127 = 12 \end{array}$$

$$\text{fraction} = .01 \rightarrow 1.010 = 1.25_{10}$$

$$= 1.25 \times 2^{12}$$

$$Y \left\{ \begin{array}{l} \text{Sign} = 1 \\ (-) \end{array} \right. \quad \begin{array}{l} \text{exponent} = 10001010 = 13 \\ 138 - 127 = 11 \end{array}$$

$$\text{fraction} = .001 \rightarrow 1.001 = 1.125_{10}$$

$$= -1.125 \times 2^{11}$$

$$X = 1.010 \times 2^{12}$$

$$Y = 1.001 \times 2^{11} = 0.1001 \times 2^{12}$$

$$X_m = 1.010 \rightarrow 01.0100$$

$$Y_m = 0.1001 \rightarrow 00.1001 \rightarrow \begin{array}{r} 1 \\ \hline 11.0111 \end{array}$$

if became positive
we shift so its (-) again

$$\begin{array}{r} 01.0100 \\ + 11.0111 \\ \hline 100.1011 \end{array} \quad \begin{array}{l} (1.25) \\ (-0.5625) \end{array} \quad \left\{ \begin{array}{l} 0.1011 \times 2^{12} = 1.011 \times 2^{11} \end{array} \right.$$

$$\begin{array}{l} \text{Sign} = 0 \quad \text{exp.} = 11 + 127 = 138_{10} = 10001010 \\ \text{fract.} = 01100\ldots0 \end{array} \quad \left. \begin{array}{l} \text{hexa:} \\ 0x45300000 \end{array} \right\}$$

5. $X = 111$ and $Y = 78$, convert to 2's complement, add and subtract them, convert to hexa decimal.

$$X = 01101111$$

$$Y = 01001110 \rightarrow -Y = \underline{\underline{10110010}}$$

$$\begin{array}{r} \begin{array}{r} 111111 \\ 01101111 \\ + 10110010 \\ \hline X + (-Y) = \cancel{X00100001} = 33_{10} \end{array} & \begin{array}{r} 111111 \\ 01101111 \\ + 01001110 \\ \hline X + Y = 10111101 = 189_{10} \\ = 0xB9 \end{array} \end{array}$$

6. Compute $W = X + Y$ ($X = 0x3EAB$, $Y = 2E73$) in base 16. Convert to base 10 and verify your answer.

$$\begin{array}{r} 11 \\ 3EAB \\ + 2E73 \\ \hline 6D1E = 6 \times 16^3 + 13 \times 16^2 + 1 \times 16^1 + E \times 16^0 = 27934_{10} \end{array}$$

7. Compute $W = X - Y$ ($X = 0x51BB$, $Y = 0xA3B$) in base 16. Consider it as a rational IEEE half-precision, multiply by 1100011000000000.

$$\begin{array}{r} 51BB \\ - A3B \\ \hline 4780 \end{array}$$

0	10001	1100000000
sign	s	fract.

$$\begin{array}{l} \text{real exp.} = 17 - 15 = 2 \\ \text{mantissa} = 1.111 \end{array}$$

0 10001 1110000000
1 10001 1000000000

mantissa = 1.111
mantissa = 1.1

$$\begin{array}{r} \text{exp} \rightarrow \\ 10001 \\ 10001 \\ \hline + \\ 100010 \end{array} \quad \text{sum the exponent}$$

$$\begin{array}{r} 100010 - 0001111 = 0100010 \\ \text{Subtract} \\ \text{the bias} \\ \hline + \\ *010011 \\ = 19_{10} \end{array}$$

mantissas \rightarrow 1.111

$$\begin{array}{r} 1.1 \\ \overline{+ 1111} \\ 1111 \\ + 1111 \\ \hline 101101. \end{array}$$

$\rightarrow 10.1101$

Overflow between a (+) and a (-) doesn't matter


Scientific notation

$$1.01101 \times 2^1 \times 2^{19} \\ = 1.01101 \times 2^{20}$$

Logic Gates

Simple digital circuits working on binary variables.


Single-input logic gates



$$Y = \bar{A}$$

complement

Gate ↑
BUF ↓



Boolean equation
 $Y = A$


A	Y
0	1
1	0

Truth table
↑

A	Y
1	1
0	0

Two - input logic gates

AND



$$Y = A \cdot B$$

A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

OR



$$Y = A + B$$

A	B	Y
0	0	0
0	1	1
1	0	1
1	1	1

XOR

XOR

Some extra
2-inp.
logic
gates



$$Y = A \oplus B$$

NAND

(not and)



$$Y = \overline{AB}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

NOR

(not or)



$$Y = \overline{A+B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	0

XNOR

XNOR



$$Y = \overline{A \oplus B}$$

A	B	Y
0	0	1
0	1	0
1	0	0
1	1	1

{ iff one of
the inputs = {

Multiple Input Logic Gates

NOR3



$$Y = \overline{A+B+C}$$

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	0

it is
the when
all inputs
are 0

the when
all inputs
1 are

AND3



$$Y = ABC$$

A	B	C	Y
0	0	0	0
0	0	1	0
0	1	0	0
0	1	1	0
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1

3-input XOR gate ($A \oplus B \oplus C$)


A	B	C	Y (Out)
0	0	0	0
0	0	1	1
0	1	0	1
0	1	1	0
1	0	0	1
1	0	1	0
1	1	0	0
1	1	1	1

Odd parity


If you have an odd number of 1 bits, output is 1.

example

Logic Circuits



delay between inputs changing and outputs responding



Combinational Logic

memoryless

Outputs determined
by current inputs



CL: Combinational logic





$$Y = F(A, B) = A + B$$

Sequential Logic

Has memory

Outputs determined by
previous and current inputs




Rules of Combinational Composition

Every element is combinational ($\text{inp} \rightarrow \text{out}$)

Every node is either an input or connects to
exactly 1 output

No cyclic paths (no paths returning)

ex:




Boolean Equations

Every truth table can be expressed as a boolean equation

ex:

$$S = F(A, B, C_{in})$$

$$C_{out} = F(A, B, C_{in})$$



$$S = A \cdot B \cdot C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

Some Definitions

OR → known as sum AND → known as product

Complement inverse of a variable (bar over letter)

$$A = 0, \bar{A} = 1$$

Literal variable or its complement ($A, \bar{A}, \bar{B}, B, \bar{C}, C$)

Implicant AND of one or more literals

$$ABC, \bar{A}C, BC$$

Minterm product with all input variables

$$ABC, \bar{A}\bar{B}\bar{C}, A\bar{B}\bar{C}$$

Maxterm sum of all input variables

$$(A + \bar{B} + C), (\bar{A} + B + \bar{C}), (\bar{A} + \bar{B} + C)$$


Operator Precedence

$$Y = (A \text{ OR } B) \text{ AND } C \quad \text{vs} \quad Y = A \text{ OR } (B \text{ AND } C)$$

Sum of Products

- * each row has minterms
- * table with p inputs $\rightarrow n = 2^p$
- * all equations can be written in SOP form
- * we build minterms that always give 1
- * we take the rows where the output is 1.

A	B	Y	minterm	minterm name
0	0	0	$\bar{A} \bar{B}$	m_0
0	1	1	$\bar{A} B$	m_1
1	0	0	$A \bar{B}$	m_2
1	1	1	$A B$	m_3




$$Y = F(A, B) = \bar{A}B + AB = \Sigma(1, 3)$$

Product of Sums

- * each row has maxterms
- * table with p inputs $\rightarrow n = 2^p$
- * all equations can be written in POS form
- * we build maxterms that always give 0
- * we take the rows where the output is 0

A	B	Y	maxterm	maxterm name
0	0	0	$A + B$	M_0
0	1	1	$A + \bar{B}$	M_1
1	0	0	$\bar{A} + B$	M_2
1	1	1	$\bar{A} + \bar{B}$	M_3



$$Y = F(A, B) = (A + B)(\bar{A} + B) = \Pi(0, 2)$$

SOP and POS are logically equivalent !!

SOP produces a shorter equation when the output is TRUE on only a few rows of a truth table

POS is shorter when the output is FALSE on only a few rows of a truth table

~~ex:~~

Going to cafeteria for lunch

→ won't eat lunch (\bar{E})

→ cafeteria not open (\bar{O})

→ if they only serve corndogs (C)

O	C	E
0	0	0
0	1	0
1	0	1
1	1	1

SOP

(sum of products)

	O	C	E	minterms
m_0	0	0	0	$\bar{O} \cdot \bar{C} = 1$
m_1	0	1	0	$\bar{O} \cdot C$
m_2	1	0	1	$O \cdot \bar{C}$
m_3	1	1	0	$O \cdot C$

$$E = O\bar{C} = \sum (2)$$

POS

(product of sums)

	O	C	E	maxterms
	0	0	0	$O + C = 0$
	0	1	0	$O + \bar{C}$
	1	0	1	$\bar{O} + C$
	1	1	0	$\bar{O} + \bar{C}$

$$E = (O+C) + (O+\bar{C}) + (\bar{O}+C)$$

$$= \Pi (0, 1, 3)$$

Boolean Algebra

Axioms and theorems simplify boolean equations

Duality → ANDs vs ORs 0's and 1's interchanged
 (\cdot) $(+)$


Boolean Theorems with one variable

Number	Theorem	Dual	Name
T1	$B \cdot 1 = B$	$B + 0 = B$	Identity
T2	$B \cdot 0 = 0$	$B + 1 = 1$	Null Element
T3	$B \cdot B = B$	$B + B = B$	Idempotency
T4	$\bar{\bar{B}} = B$		Involution
T5	$B \cdot \bar{B} = 0$	$B + \bar{B} = 1$	Complements

Dual: Replace: \cdot with $+$
0 with 1

T₁ Identity Theorem

$$B \cdot 1 = B$$




$$B + 0 = B$$



T₂ Null Element

$$B \cdot 0 = 0$$




$$B + 1 = 1$$




T₃ Idempotency

$$B \cdot B = B$$



$$B + B = B$$




T₄ Involution (Double Negation)

$$\overline{\overline{B}} = B$$




T₅ Complements

$$B \cdot \overline{B} = 0$$



$$B + \overline{B} = 1$$



Boolean Theorems with several variables

#	Theorem	Dual	Name
T6	$B \cdot C = C \cdot B$	$B + C = C + B$	Commutativity
T7	$(B \cdot C) \cdot D = B \cdot (C \cdot D)$	$(B + C) + D = B + (C + D)$	Associativity
T8	$B \cdot (C + D) = (B \cdot C) + (B \cdot D)$	$B + (C \cdot D) = (B + C) \cdot (B + D)$	Distributivity
T9	$B \cdot (B + C) = B$	$B + (B \cdot C) = B$	Covering (or Absorption) $\rightarrow \bar{A}B + A = B + A$
T10	$(B \cdot C) + (B \cdot \bar{C}) = B$	$(B + C) \cdot (B + \bar{C}) = B$	Combining

Warning: T8' differs from traditional algebra:
OR (+) distributes over AND (-)

Number	Theorem	Dual	Name
T11	$(B \cdot C) + (\bar{B} \cdot D) + (C \cdot D) = (B \cdot C) + (\bar{B} \cdot D)$	$(B + C) \cdot (\bar{B} + D) \cdot (C + D) = (B + C) \cdot (\bar{B} + D)$	Consensus

ex:

Prove

Number	Theorem	Name
T9	$B \cdot (B+C) = B$	Covering

by using:

#1 - method of perfect induction

B	C	$B+C$	$B \cdot (B+C)$
0	0	0	0
0	1	1	0
1	0	1	1
1	1	1	1

#2 - Method of proof through theorems

$$\begin{aligned}
 B \cdot (B+C) &= B \cdot B + B \cdot C \\
 &= B + B \cdot C \\
 &= B \cdot (1 + C) \\
 &= B \cdot 1 \\
 &= B
 \end{aligned}$$

T8: Distributivity

T3: Idempotency

T8: Distributivity

T2: Null element

T1: Identity

Simplifying an Equation

ex:

Prove that $PA + \bar{A} = P + \bar{A}$

$$\begin{aligned}
 PA + \bar{A} &= PA + (\bar{A} + \bar{A}P) \\
 &= PA + P\bar{A} + \bar{A} \\
 &= P(A + \bar{A}) + \bar{A} \\
 &= P(1) + \bar{A} \\
 &= P + \bar{A}
 \end{aligned}$$

method #1

T9' Covering ($B+(BC)=B$)

T6 Commutativity

T8 Distributivity

T5' Complement

T1 Identity

$$\begin{aligned} PA + \bar{A} &= (\bar{A} + A)(\bar{A} + P) \\ &= 1(\bar{A} + P) \\ &= \bar{A} + P \end{aligned}$$

method
#2

T8' Distributivity
T5' Complement
T1 Identity

ex:

Prove T11 using axioms and theorems

$$\begin{aligned} (B \cdot C) + (\bar{B} \cdot D) + (C \cdot D) &= (B \cdot C) + (\bar{B} \cdot D) \\ &= BC \cdot 1 + \bar{B}D \cdot 1 + CD \cdot 1 \\ &= BC(\bar{B} + B) + \bar{B}D(\bar{B} + B) + CD(\bar{B} + B) \\ &= \cancel{BC\bar{B}} + BCB + \cancel{\bar{B}D\bar{B}} + \cancel{B\bar{B}D} + CDB \\ &= BC + \bar{B}D + CDB + CDB \\ &= BC(1+D) + \bar{B}D(1+C) \\ &= BCD + \bar{B}DC \end{aligned}$$

How to approximate binary numbers

Method 1 - Convert to decimal

$0.1(001)_2$ can either become 0.11_2 or 1.00_2

$0.11_2 = 0.75_{10} \rightarrow 0.11001_2$ is closer to

$1.00_2 = 1.00_{10} \rightarrow 0.75_{10}$ than 1.00_{10}

rounded to $0.75_{10} = 0.11_2$

method 2 - Formula way

Check the first digit that we drop:

- If it is a 0, we round down (i.e., just drop the extra bits)
- If it is a 1:
 - If any of the following digits is a 1, we round up
 - Otherwise, the number is equidistant and we round to the number with 0 as LSB

Examples:

0.1100_2 : the first digit (among those we drop), is 0. We round to 0.11_2

0.1110_2 : the first digit (among those we drop), is 1. There is another 1 afterwards (the LSB). We round to 1.00_2

0.11100_2 : the first digit (among those we drop), is 1. There are no other 1 afterwards.

The number is equidistant, we pick the one with 0 as LSB (i.e., 1.00_2)

Converting POS to SOP

$$Y = (A + C + D + E)(A + B)$$

method 1

$$= \cancel{AA} + \cancel{AB} + \cancel{AC} + BC + \cancel{AD} + BD + \cancel{AE} + BE$$

$$= A(1 + B + C + D + E) + BC + BD + BE$$

$$= A + BC + BD + BE$$

method 2

$$Y = (A + C + D + E)(A + B)$$

$$\text{Let } X = (C + D + E)$$

apply when T8'
 $w + xz = (w + x)(w + z)$
is possible

$$Y = (A + X)(A + B)$$

$$= A + XB = A + BC + BD + BE$$

Converting SOP to POS

~~ex:~~

$$Y = (A + \overline{B}CDE)$$

$$\text{Let } X = \overline{B}C, Z = DE$$

apply when T8'
 $w + xz = (w + x)(w + z)$
is possible

$$\begin{aligned} Y &= (A + XZ) \\ &= (A + X)(A + Z) = (A + \overline{B}C)(A + DE) \\ &= (A + \overline{B})(A + C)(A + D)(A + E) \end{aligned}$$

~~ex:~~

$$Y = AB + \overline{C}DE + F$$

$$\begin{aligned} Y &= (AB + \overline{C}\underline{DE}) + F \\ &= (\underline{\underline{AB}} + \overline{C}) + (AB + DE) + F \\ &= \end{aligned}$$

/ /
| |

method 2

apply when T8'
 $w + xz = (w + x)(w + z)$
is possible

DeMorgan's Theorem

#	Theorem	Dual	Name
T12	$\overline{B_0 \cdot B_1 \cdot B_2 \dots} = \overline{B_0} + \overline{B_1} + \overline{B_2} \dots$	$\overline{B_0 + B_1 + B_2 \dots} = \overline{B_0} \cdot \overline{B_1} \cdot \overline{B_2} \dots$	DeMorgan's Theorem

The complement of product is the sum of complements \star The complement of sum is the product of complements

ex: $y = \overline{AB} = \overline{A} + \overline{B}$



ex: $y = \overline{A+B} = \overline{A} \cdot \overline{B}$



ex: $y = \overline{(A + \overline{BD}) \bar{C}} = \overline{(A + \overline{BD})} + \bar{\bar{C}} = (\overline{A} \cdot \overline{\overline{BD}}) + C$

$$= (\overline{A} \cdot BD) + C = \overline{ABD} + C$$



ex: $y = \overline{(\overline{ACE} + \bar{D}) + \bar{B}} = \overline{(\overline{ACE} + \bar{D})} \cdot \bar{B} = \overline{ACE} \cdot \bar{D} \cdot \bar{B}$

$$= (\overline{\overline{AC}} + \bar{E}) \cdot \bar{DB} = A\bar{B}CD + \bar{B}DE$$

Bubble Pushing

Backward


- Body changing
- Adds bubbles to input



Forward

- Body changing
- Adds bubbles to output

~~ex:~~ What is the Boolean expression of this circuit?




$$Y = \overline{\overline{AB}} + \overline{\overline{CD}}$$

$$= AB + CD$$

Bubble Pushing Rules

- Begin at output, work towards input
- We don't want bubbles on output
- Cancel out bubbles
(ex: $\bar{\bar{A}} = A$)



Completeness

NAND (and NOR) is functionally complete (universal)

$$\text{NOT} \quad \text{NAND gate} = \text{Inverter}$$

$$\text{AND} \quad \text{NAND gate} = \text{NAND gate followed by an inverter}$$

$$\text{OR} \quad \text{NOR gate} = \text{Inverters followed by a NOR gate}$$

CMOS is a type of transistors fabrication process

CMOS logic prefers the use of NAND and NOR's.

ex:

Bubble pushing for CMOS Logic




Figure 2.36 Circuit using ANDs and ORs




Figure 2.38 Better circuit using NANDs and NORs




Figure 2.37 Poor circuit using NANDs and NORs

ex: Solve the De - Morgan example

$$\begin{aligned}\bar{A}BC + \overline{B\bar{C}} + BC &= \bar{A}BC + (\bar{B} + \bar{C}) + BC \\&= \overline{ABC} + \overline{B} + C + BC = BC(\bar{A} + 1) + \overline{B} + C \\&= BC + \overline{B} + C = C(B + 1) + \overline{B} = C + \overline{B}\end{aligned}$$

ex: $\overline{(A+B+C)}D + AD + B = \bar{A} \cdot \bar{B} \cdot \bar{C} \cdot D + AD + B$

$$\begin{aligned}&= \overline{\bar{A}\bar{B}\bar{C}D} + AD + B + \overline{ABC\bar{D}} \\&= \overline{ACD}(\bar{B} + B) + AD + B = \overline{ACD} + AD + B = D(\bar{A}\bar{C} + A) + B \\&= D(\bar{C} + A) + B = AD + \overline{CD} + B\end{aligned}$$

ex: $ABCD + \overline{AB\bar{C}D} + \overline{(\bar{B} + D)}E$

$$A \oplus C = (\bar{A} + \bar{C})(A + C)$$

$$\begin{aligned}ABCD + \overline{AB\bar{C}D} + B \cdot \overline{D} \cdot \overline{E} &= ABCD + \overline{AB\bar{C}D} + \overline{BDE} \\&= BD \underbrace{(AC + \overline{AC})}_{=} + \overline{BDE} \quad = (\bar{A} + \bar{C})(A + C)\end{aligned}$$


From SOP - POS to NOR - NAND

$$\text{NAND}$$

$$Y = \overline{AB}$$

since $\bar{\bar{A}} = A$,

$$\begin{aligned} & \overline{ABC} + A\bar{B}\bar{C} + A\bar{B}C \\ &= \overline{\overline{ABC} + A\bar{B}\bar{C} + A\bar{B}C} \\ &= \overline{\overline{ABC}} \cdot \overline{A\bar{B}\bar{C}} \cdot \overline{A\bar{B}C} \end{aligned}$$

to convert to NAND we add double negation and distribute it


this is now in NAND form

$$\begin{aligned} & \overline{ABC} + A\bar{B}\bar{C} + A\bar{B}C \\ &= \overline{\overline{ABC}} + \overline{\overline{A\bar{B}\bar{C}}} + \overline{\overline{A\bar{B}C}} \quad \text{double negation on each} \\ &= \overline{A+B+C} + \overline{\overline{A}+\overline{B}+\overline{C}} + \overline{\overline{A}+\overline{B}+\overline{C}} \end{aligned}$$


NOR form

NAND's and NOR's are required because of real applications of logic gates

From Logic to Gates




Multilevel Logic



Two-Level Logic

Two-Level Logic : ANDs followed by ORs


Also known as programmable logic array (PLA)



Can be transformed
into a NAND - NAND
network

Caveat

NAND and NOR ports
are **NOT** associative



$$\overline{ABC} \neq \overline{\overline{ABC}}$$

Two-Level logic - Circuit Schematic Rules

Inputs on the left (top)
Outputs on the right (bottom)
Gates flow from left \rightarrow right

Straight wires
at all times



connects



connects



doesn't connect

Multiple - Output Circuits

Example: Priority Circuits


Output is 1 according to the
most prioritized input



A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0


priority circuit hardware

$A_3 \ A_2 \ A_1 \ A_0$



draw later
& understand

ex. from
book
on



Don't Cares

The circuit above was hard to write down

We use Don't Care to make the truth table more compact

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	0	0	0	1	0
0	0	1	1	0	0	1	0
0	1	0	0	0	1	0	0
0	1	0	1	0	1	0	0
0	1	1	0	0	1	0	0
0	1	1	1	0	1	0	0
1	0	0	0	1	0	0	0
1	0	0	1	1	0	0	0
1	0	1	0	1	0	0	0
1	0	1	1	1	0	0	0
1	1	0	0	1	0	0	0
1	1	0	1	1	0	0	0
1	1	1	0	1	0	0	0
1	1	1	1	1	0	0	0

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

don't care
about the
others

Truth table easier to read \rightarrow easier to build

\rightarrow easier to compute


X and Z

Circuit Voltage

0 and 1 are discrete values

ex: 0V is 0

ex: 1.2V is 1




Contention : X

- Circuit tries to decide between 1 and 0
- This is a bug, cannot happen in real life
- Happens if wrong circuit

* X is used for contention
and "don't care"

look at context to tell them apart



Floating : Z

- Neither 0 nor 1.
- Output can be 0, 1 or anything inbetween

Tristate Buffer		Y
E	A	
0	0	Z
0	1	Z
1	0	0
1	1	1


* A voltmeter will NOT indicate whether or not a node is floating

Tristate Bus

Floating nodes used in tristate busses

Used in cases with multiple components

many different drivers but one is active at once



K-maps (Karnaugh maps)

Minimized boolean expressions — represents a truth table through 2D structure

Can be done for SOP and POS ✓

		AB		Y	
		00	01	11	10
00		1	0	1	1
01		1	0	0	0
11					
10					

Rules

#1 - Only change one bit

ex:


00	01	10	11 X
00	01	11	10 ✓

#3 - Wrapping corners is possible

1	1	1
1	1	1

#2 - Circle only powers of 2


ex:



ex:

Draw the 3-input K-map for the following

Truth Table			Y
A	B	C	
0	0	0	0
0	0	1	0
0	1	0	1
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	0
1	1	1	1




$$\bar{A}BC + \bar{A}\bar{B}\bar{C} + \bar{A}'BC + A\bar{B}\bar{C}$$

$$= \bar{A}B + BC$$

ex:

Draw the 4-input K-map for the following

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	1
1	0	1	1	0
1	1	0	0	0
1	1	0	1	0
1	1	1	0	0
1	1	1	1	0



* ones that don't change are the result

$$\bar{A}\bar{B}CD + \bar{A}\bar{B}C\bar{D} + \bar{A}BCD + \bar{A}B\bar{C}\bar{D}$$

↓

$$\bar{A}C(\dots)$$

$$= \bar{A}C$$

$$\bar{A}BCD + A\bar{B}CD$$

$$= A\bar{B}\bar{C}(\dots)$$

$$= A\bar{B}\bar{C}$$

$$= \bar{A}C + A\bar{B}\bar{C} + \bar{A}BD + \bar{B}\bar{D}$$

$$\bar{A}\bar{B}\bar{C}\bar{D} + \bar{A}\bar{B}C\bar{D} + A\bar{B}\bar{C}\bar{D} + A\bar{B}CD$$

↓

$$\bar{B}\bar{D} (\bar{A}\bar{C} + \bar{A}C + A\bar{C} + AC)$$

$$\bar{B}\bar{D} (\bar{A}(\bar{C} + C) + A(\bar{C} + C))$$

$$\bar{B}\bar{D} ((A + A) + (\bar{C} + C))$$


$$= \bar{B}\bar{D}$$



K-Maps with Don't Cares

~~ex:~~ Draw the 4-input K-map with don't cares

A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	X
0	1	1	0	1
0	1	1	1	1
1	0	0	0	1
1	0	0	1	1
1	0	1	0	X
1	0	1	1	X
1	1	0	0	X
1	1	0	1	X
1	1	1	0	X
1	1	1	1	X



$$\bar{B}D + C + A$$


* Point of information

* duality *

So far we've done SOP, POS is possible too.


0s instead of 1s, each square maxterm } POS form
each covering represents sum }

~~ex:~~



pos form


A	B	C	D	Y
0	0	0	0	1
0	0	0	1	0
0	0	1	0	1
0	0	1	1	1
0	1	0	0	0
0	1	0	1	1
0	1	1	0	1
0	1	1	1	1
1	0	0	0	0
1	0	0	1	1
1	0	1	0	0
1	0	1	1	1
1	1	0	0	0
1	1	0	1	0
1	1	1	0	1
1	1	1	1	0



Quine - Mc Cluskey Algorithm

- method of prime implicants
- Used for minimization of Boolean functions, functionally identical to K-maps but tabular form \rightarrow + efficiency

Multilevel Combinational Logic



Questions

1- How many AND gates do you need to build an 8-input XOR, using an AND/OR 2-levels network?

256 out $\begin{cases} 128 \text{ outputs} \rightarrow 1 \\ 128 \text{ outputs} \rightarrow 0 \end{cases}$, 128 AND gates

2- How many inputs do the AND gates have?

8 inputs overall \rightarrow 1 for each \rightarrow answer: 8

3- How many inputs does the OR gate have?


128 \rightarrow one for each AND

Combinational Building Blocks:

1. Multiplexer (Data Selector)

- * Output assigned to only one of the inputs
- * $\log_2 N$ bit select inputs (control signal)

ex: if D_0, D_1, D_2, D_3
then S_0, S_1



$$Y = \bar{S}D_0 + SD_1$$

2:1
MUX

S	D ₁	D ₀	Y
0	0	0	0
0	0	1	1
0	1	0	0
0	1	1	1
1	0	0	0
1	0	1	0
1	1	0	1
1	1	1	1

S	Y
0	D ₀
1	D ₁





POI:

S ₀	S ₁			
0	0	00_2	$=0$	I_0
1	1	11_2	$=3$	I_3
1	0	10_2	$=2$	I_2

some
examples

multiple S's
come together
to correspond
to one input

ex: 4 to 1 MUX



Logic: When S is zero, input zero (D₀) will be sent to the output

Questions

1- How many AND gates do you need to build an 8-input MUX , using an AND/OR 2-levels circuit ?

8 → one for each input

2- How many inputs do the AND gates have ?

4 → the input itself + 3 selection lines

formula : $\log_2 N + 1 = \log_2 8 + 1 = 3 + 1 = 4$


3- How many inputs does the OR gate have ?

8 → one for each AND gate

Using MUX as a lookup table


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1

$$Y = AB$$



A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0

$$\begin{aligned}
 Y &= \bar{A}\bar{B}\bar{C} + \bar{A}BC + A\bar{B}\bar{C} + A\bar{B}C \\
 &= \bar{B}\bar{C} + \bar{A}BC + A\bar{B}C \\
 &= \bar{B}(\bar{C} + AC) + \bar{A}BC = \bar{A}BC + \bar{B}\bar{C} + A\bar{B}
 \end{aligned}$$




8x1 MUX

Logic using MUX

ex:


A	B	Y
0	0	0
0	1	0
1	0	0
1	1	1



2x1 MUX

ex:

A	B	C	Y
0	0	0	1
0	0	1	0
0	1	0	0
0	1	1	1
1	0	0	1
1	0	1	1
1	1	0	0
1	1	1	0



4x1 MUX

Shannon Expansion Theorem


Used to expand any Boolean equation (f)

$$f(x_1, x_2, \dots, x_n) = x_1 \cdot f(1, x_2, \dots, x_n) + \bar{x}_1 \cdot f(0, x_2, \dots, x_n)$$


Demultiplexer (DEMUX)

Input goes on one of the outputs

N outputs $\rightarrow \log_2 N$ bits




ex:- 1x8 DEMUX



2. Decoder


N inputs, 2^N outputs

One-hot outputs \rightarrow only one output is HIGH at once




A ₁	A ₀	Y ₃	Y ₂	Y ₁	Y ₀
0	0	0	0	0	1
0	1	0	0	1	0
1	0	0	1	0	0
1	1	1	0	0	0

ex: Decoder implementation on multilevel logic



Encoders



D_3	D_2	D_1	D_0	Q_1, Q_0
0	0	0	1	00
0	0	1	0	01
0	1	0	0	10
1	0	0	0	11
0	0	0	0	X X

Timing

Delay: time between input change and output changing




The moment where A changes into Y is called "delay"

the rising edge is the middle of the delay

Propagation & Contamination Delay

Propagation Delay: $t_{pd} = \text{max delay from input change to when outputs } \underline{\text{REACH}} \text{ final value}$


Contamination Delay: $t_{cd} = \text{min delay from input change to when an output } \underline{\text{STARTS}} \text{ to change}$






Delay is caused by physical limitations

t_{pd} may not always be equal to t_{cd}

Critical (Long) & Short Paths



ex: Page 90 from book



Critical path

Short path

ex:

Exercise 2.38 An M -bit thermometer code for the number k consists of k 1's in the least significant bit positions and $M - k$ 0's in all the more significant bit positions. A binary-to-thermometer code converter has N inputs and $2^N - 1$ outputs. It produces a $2^N - 1$ bit thermometer code for the number specified by the input. For example, if the input is 110, the output should be 0111111. Design a 3:7 binary-to-thermometer code converter. Give a simplified Boolean equation for each output, and sketch a schematic.

A_2	A_1	A_0	y_6	y_5	y_4	y_3	y_2	y_1	y_0
0	0	0	0	0	0	0	0	0	0
0	0	1	0	0	0	0	0	1	
0	1	0	0	0	0	0	1	1	
0	1	1	0	0	0	0	1	1	1
1	0	0	0	0	1	1	1	1	
1	0	1	0	0	1	1	1	1	1
1	1	0	0	1	1	1	1	1	1
1	1	1	1	1	1	1	1	1	1

"thermometer" bc increasing

note:
can be
done by
K-maps

$$y_0 = f_0 + A_1 + A_2$$

$$y_1 = A_2 + A_1$$


$$y_2 = f_2 + A_1 \cdot A_0$$

$$y_3 = A_2$$

$$y_4 = A_2 A_1 + A_2 A_0$$

$$y_5 = A_2 A_1$$


$$y_6 = A_2 A_1 A_0$$



ex: 2.24- Write the Boolean eq.
for the following circuit (no
need to minimize it)

$$Y = \bar{A}D + A\bar{C}D + A\bar{B}C + ABCD$$

$$Z = BD + A\bar{C}D$$





ex: Convert MUX to SOP

$$Y = 0(\bar{x}_3 \bar{x}_1) + 1(\bar{x}_3 x_1) \\ + (\bar{x}_2 + x_4)(x_3 \bar{x}_1) + x_2(x_3 x_1)$$

x_3	x_1	y
0	0	0
0	1	1
1	0	$\bar{x}_2 + x_4$
1	1	x_2

$$= \cancel{\bar{x}_3 x_1} + \underline{x_3 \bar{x}_2 \bar{x}_1} + \underline{x_4 x_3 \bar{x}_1} + \underline{\bar{x}_3 x_2 x_1}$$



$$\#1: x_3 \bar{x}_2 \bar{x}_1 \\ \#2: \bar{x}_3 x_1 \\ \#3: x_2 x_1 \\ \#4: x_4 x_3 \bar{x}_2$$

ex:

2.21 in the book

example for
Ben's point

		Y	BC			
		A	00	01	11	10
0	0	0	1	1	0	
	1	0	1	1	0	

$Y = C$

Chapter 3



State: info about a circuit

Latches & Flip Flops


Latches & flip-flops are state elements that store 1 bit.

- Has short term memory
- Present output depends on present input as well as past output(s)
- Bistable Circuit • SR Latch • D Latch • D flip-flop

1 **Bistable Circuit** is the foundation for other state elements



Consider the two cases:



$\rightarrow Q = 0 \Rightarrow$ then $\bar{Q} = 1$ (consistent)



$\rightarrow Q = 1 \Rightarrow$ then $\bar{Q} = 0$ (consistent)


- * There are no inputs to control the state
- * N variables $\rightarrow \log_2 N$ bits of info. stored

2 SR (Set/Reset) Latch nor gate!

The latch is controlled by pulses only

set S to 1 if you want to SET Q to 1, reset 1 if you want Q=0

Consider all 4 cases:



Set the output


$S = 1, R = 0 \rightarrow$ then $Q = 1$ and $\bar{Q} = 0$

$S = 0, R = 1 \rightarrow$ then $Q = 0$ and $\bar{Q} = 1$

Reset the output


$S = 0, R = 0$
 $S = 1, R = 1$

- $S = 0, R = 0$:
then $Q = Q_{\text{prev}}$
Memory!
output depends
on prev. value
- $S = 1, R = 1$:
then $Q = 0, \bar{Q} = 0$
Invalid state



Case	S	R	Q	\bar{Q}
IV	0	0	Q_{prev}	\bar{Q}_{prev}
I	0	1	0	1
II	1	0	1	0
III	1	1	0	0

unreachable
(invalid)
state



watch
the
video!



3 D Latch


CLK: when the out. changes
D: what the out. changes to

$CLK = 1 \quad \left\{ \begin{array}{l} D \rightarrow Q \\ \text{transparent} \end{array} \right.$

$CLK = 0 \quad \left\{ \begin{array}{l} Q_{\text{prev}} \\ \text{opaque} \end{array} \right.$




D Latch Circuit





CLK	D	\bar{D}	S	R	Q	\bar{Q}
0	X	X	0	0	Q_{prev}	\bar{Q}_{prev}
1	0	1	0	1	0	1
1	1	0	1	0	1	0

D Latch Waveform




ex: Draw a D Latch starting from a 2:1 mux





4 D Flip-Flop

$D = Q$ only on rising edge of CLK
 ↳ edge triggered



D Flip-Flop Internal Circuit





~~ex:~~

D Latch vs D Flip-Flop


$D = Q$
 as long
 as $CLK = 1$
 else Q_{prev}



$D = Q$ only
 on rising
 edge



5 Registers : Multi-bit Flip Flops





Flip Flops

① Enabled Flip-Flop


the ENable controls when Data is stored

$EN=1$: D passes to Q
 $EN=0$: Previous state



② Resettable Flip-Flops

$R=1$: Q forced to 0
 $R=0$: normal D flip flop



2 types 2.1 Synchronous

✓
 resets at
 clock edge only


2.2 Asynchronous

✓
 resets immediately
 when $R=1$

③ Settable Flip-Flops

$S=1$: Q forced to 1

$S=0$: normal D flip flop



Synchronous Logic Design

Sequential circuit : all circuits that aren't combinational

Some problematic circuits : ① Ring oscillator





Astable (unstable) circuit ($x=0 \rightarrow y=1, z=0 \rightarrow x=1$) oscillates

cyclic path : output fed back into input

ex:



Assuming $t_{cd} = t_{pd} = 1$: calculate the frequency of CLK



3ns for X,Y,Z

② Race Conditions

$$Q = CLK \cdot D + \overline{CLK} \cdot Q_{prev}$$



Synchronous Sequential Circuits

- Breaks cyclic paths by inserting registers
 - Combinational circuit + registers
- Registers contain state of the system
- System synced to CLK
- If CLK is slow, inputs to all registers settle before the next CLK edge and all races are eliminated



Rules of synchronous sequential circuit composition:

Elements either (at least 1) register or a comb. circuit

All registers receive the same clock signal

Each cyclic path contains atleast 1 register

ex: which of the following are synchronous sequential circuits ?



Finite State Machines

Consists of :


- State register : stores curr state & loads next state at CLK edge
- Combinational logic: computes next state and computes the outputs

Next state determined by current state and inputs


2 types differ in output logic :

Moore FSM : Out depends on current state

Mealy FSM : Out depends on current state and inputs



Moore FSM



S_{0:3} states

outputs labeled in each state

FSM Output Table

Current		Outputs			
S ₁	S ₀	L _{A1}	L _{A0}	L _{B1}	L _{B0}
0	0	0	0	1	0
0	1	0	1	1	0
1	0	1	0	0	0
1	1	1	0	0	1

green: 00
yellow: 01
red: 10 } we encode using binary

$$\begin{aligned} L_{A1} &= S_1 \\ L_{A0} &= \overline{S_1} S_0 \\ L_{B1} &= \overline{S_1} \\ L_{B0} &= S_1 S_0 \end{aligned}$$

State Transition Table and Encoded State Transition Table

Current State	Inputs		Next State
	T_A	T_B	
S_0	0	X	S_1
S_0	1	X	S_0
S_1	X	X	S_2
S_2	X	0	S_3
S_2	X	1	S_2
S_3	X	X	S_0


Current State	Inputs		Next State
	T_A	T_B	
0	0	X	0
0	0	1	0
0	1	X	1
1	0	X	1
1	0	1	1
1	1	X	0

State	Encoding
S_0	00
S_1	01
S_2	10
S_3	11

$$S'_1 = S_1 \oplus S_0$$


$$S'_0 = \overline{S_1} \overline{S_0} \overline{T_A} + S_1 \overline{S_0} \overline{T_B}$$

Moore FSM Timing Diagram



Every 5 seconds CLK 0 \rightarrow 1

State only changes on rising edge of CLK (bc. D flipflops)

 ← this is bc multiple outputs

Finite State Machine (FSM) Initialization

- The initial state of a FSM is not defined
When switched on it can start from any of the 2^N (# of bits) possible states
- To solve this problem → Reset signal exists!

FSM Unreachable States

- In a 3 state FSM ($S_0 = 00$, $S_1 = 01$, $S_2 = 10$) it is unreachable
- The unused state still contribute in output, but are never reached

FSM Encoding

Binary Encoding

i.e. for four states 00, 01, 10, 11

One-hot encoding

One state bit per state, one bit HIGH at once

i.e. for four states 0001, 0010, 0100, 1000

Requires more flip flops however often next state and output logic are simpler

Current State <i>S</i>	Inputs		Next State <i>S'</i>
	<i>T_A</i>	<i>T_B</i>	
S0	0	X	S1
S0	1	X	S0
S1	X	X	S2
S2	X	0	S3
S2	X	1	S2
S3	X	X	S0

State	Encoding	Current State				Inputs		Next State			
		<i>S₃</i>	<i>S₂</i>	<i>S₁</i>	<i>S₀</i>	<i>T_A</i>	<i>T_B</i>	<i>S'₃</i>	<i>S'₂</i>	<i>S'₁</i>	<i>S'₀</i>
S0	0001	0	0	0	1	0	X	0	0	1	0
S1	0010	0	0	0	1	1	X	0	0	0	1
S2	0100	0	0	1	0	X	X	0	1	0	0
S3	1000	0	1	0	0	X	0	1	0	0	0

Current State				Inputs		Next State			
<i>S₃</i>	<i>S₂</i>	<i>S₁</i>	<i>S₀</i>	<i>T_A</i>	<i>T_B</i>	<i>S'₃</i>	<i>S'₂</i>	<i>S'₁</i>	<i>S'₀</i>
0	0	0	1	0	X	0	0	1	0
0	0	0	1	1	X	0	0	0	1
0	0	1	0	X	X	0	1	0	0
0	1	0	0	X	0	1	0	0	0
0	1	0	0	X	1	0	1	0	0
1	0	0	0	X	X	0	0	0	1

$$S'_3 = S_2 \overline{T_B}$$

$$S'_2 = S_1 + S_2 T_B$$

$$S'_1 = S_0 \overline{T_A}$$


$$S'_0 = S_0 T_A + S_3$$

ex:


Moore vs. Mealy FSM - The snail

If the snail goes over 01 it smiles


out 1 = smile 0 = no smile



moore



mealy



moore State transition table

S_0	00
S_1	01
S_2	10

encodings

$S_1 S_0$	A	$S'_1 S'_0$
00	0	01
00	1	00
01	0	01
01	1	10
10	0	01
10	1	00

S_0 saw 0
go to S_1
 $S'_1 = S_0 A$
 $S'_0 = \bar{A}$

moore Output


$S_1 S_0$	Y
00	0
01	0
10	1
11	X

$$Y = S_1$$


mealy State transition and Output table

S_0	0
S_1	1

encodings



moore vs mealy Schematic



ex. done

moore vs mealy Comparison

moore

- more states (typically)
- safer bc. output changes at edge

mealy


- fewer states (typically)
- reacts faster, doesn't wait for CLK
- asynchronous outputs can be dangerous

synchronous Mealy : avoids glitchy outputs, safer, obeys CLK

Glitches

Glitches occur when a single input causes problems with multiple outputs. It is a timing error, if waited enough, the output settles to the right answer

Moore \Leftrightarrow Mealy Conversion



FSM Design Procedure

1. Identify ins & outs
- * 2. Sketch state transition diagram
3. Write state transition table
4. Select state encodings
5. For Moore :
 - a. Write state transition table
 - b. Write output table

See Lecture
14 for ex!


for mealy :

Write a combined state tr. and out. table

6. Select encoding
7. Write equations (boolean for next st. & out.)
8. Sketch!


Deriving a FSM from a schematic

Almost the reverse process of FSM design

1. Examine circuit
 
 inputs? outputs? state bits?
2. Write next state and output equations
↳ create tables
3. Reduce and eliminate unreachables
4. Assign a name to each valid state
5. Rewrite next state and output tables with state names
6. Draw state transition
7. State what the FSM does

~~ex:~~

Derive the following FSM



→ Moore (doesn't depend on inp.s)

$$U = S_1 \quad S'_1 = S_0 \bar{A}_1 A_0 \quad S'_0 = \bar{S}_1 \bar{S}_0 A_1 A_0$$

2⁴ combinations

S ₁	S ₀	A ₁	A ₀	S' ₁	S' ₀
0	0	0	0	0	0
0	0	0	1	0	0
0	0	1	0	0	0
				1	1
				1	0
				0	1

next state table

output table

S ₁	S ₀	U
0	0	0
0	1	0
1	0	1
1	1	1

Table 3.17 Next state table derived from circuit in Figure 3.35

Current State S_1 S_0	Input		Next State S'_1 S'_0
	A_1	A_0	
0 0	0 0		0 0
0 0	0 1		0 0
0 0	1 0		0 0
0 0	1 1		0 1
0 1	0 0		0 0
0 1	0 1		1 0
0 1	1 0		0 0
0 1	1 1		0 0
1 0	0 0		0 0
1 0	0 1		0 0
1 0	1 0		0 0
1 0	1 1		0 0
1 1	0 0		0 0
1 1	0 1		1 0
1 1	1 0		0 0
1 1	1 1		0 0

unreachable
bc. next
state is never
1 1

reduce
table

Table 3.18 Output table derived from circuit in Figure 3.35

Current State S_1 S_0	Output <i>Unlock</i>
0 0	0
0 1	0
1 0	1
1 1	1

Table 3.19 Reduced next state table

Current State S_1 S_0	Input		Next State S'_1 S'_0
	A_1	A_0	
0 0	0 0		0 0
0 0	0 1		0 0
0 0	1 0		0 0
0 0	1 1		0 1
0 1	0 0		0 0
0 1	0 1		1 0
0 1	1 0		0 0
0 1	1 1		0 0
1 0	X X		0 0

Table 3.20 Reduced output table



Current State S_1 S_0	Output <i>Unlock</i>
S_0 0 0	0
S_1 0 1	0
S_2 1 0	1

Table 3.21 Symbolic next state table

Current State S	Input		Next State S'
	A		
S_0 00	0 00		S_0
S_0	1 01		S_0
S_0	2 10		S_0
S_0	3 11		S_1
S_1 01	0		S_0
S_1	1		S_2
S_1	2		S_0
S_1	3		S_0
S_2 10	X		S_0

Table 3.22 Symbolic output table


Current State S	Output <i>Unlock</i>
S_0	0
S_1	0
S_2	1



Timing

- Flip flop samples D at clock edge
 - T_c is the clock period (from rising edge to another)
 - $f = \frac{1}{T_c}$ measured in Hertz $1\text{Hz} = 1\text{cycle per second}$
- $1\text{GHz} = 1000\text{MHz}$
 $1\text{MHz} = 1000\text{kHz}$ → D must be stable when sampled
 $1\text{kHz} = 1000\text{Hz}$

Input Timing Constraints



Setup time: t_{setup} = data must be stable for a period of time before rising edge


Hold time: t_{hold} = time after clock edge must be stable

Aperture time: $t_a = t_{\text{setup}} + t_{\text{hold}}$

Output Timing Constraints

Propagation delay: t_{pcq} = time after edge out is guaranteed stable

Contamination delay: t_{ccq} = time after edge out might not be stable




The Dynamic Discipline

The dynamic discipline (3.5.1) states that:

The ins. of a synchronous sequential circuit must be stable during the (setup and hold) apperture time around CLK edge

System Timing → Setup Time Constraint

The delay between registers has a min and a max delay, depending on the circuit elements



Setup time constraint

$$T_c \geq t_{pcq} + t_{pd} + t_{setup}$$


$(t_{pcq} + t_{setup}) \rightarrow$ depend on the flip flop

System Timing → Hold Time Constraint

longer path for setup time
shortest path for hold time


* buffers can be added to meet hold criteria

$$t_{hold} < t_{ccq} + t_{cd}$$



ex:

Timing Analysis



Timing Characteristics

t_{ccq}	= 30 ps	contamination delay
t_{pcq}	= 50 ps	propagation delay
t_{setup}	= 60 ps	
t_{hold}	= 70 ps	
per gate		
t_{pd}	= 35 ps	setup time
t_{cd}	= 25 ps	hold time

$$t_{pd} = 3 \times 35 = 105 \text{ ps}$$

$$t_{cd} = 1 \times 25 = 25 \text{ ps}$$

Setup time constraint


$$T_C \geq 50 + 105 + 25 = 180 \text{ ps}$$

$$f_C = \frac{1}{T_C} = 5.56 \text{ GHz}$$

hold time constraint $(30+25) \text{ ps} > 70 \text{ ps}$ \times

* add a BUF gate for extra delay

Add buffers to the short paths:



$$t_{pd} = 3 \times 35 = 105 \text{ ps}$$

$$t_{cd} = 2 \times 25 = 50 \text{ ps}$$

T_C didn't change however




hold time constraint $(30+50) \text{ ps} > 70 \text{ ps}$ \checkmark

Clock Skew


The clock doesn't arrive at all registers at the same time

Skew: difference between clock edges

Perform worst case analysis to check for dynamic discipline violations




Setup Time Constraint with Skew



Worst case:

CLK2 earlier than CLK1

Hold Time Constraint with Skew



Worst case:

CLK2 later than CLK1

Parallelism

Speed → latency and throughput of information

Token: group of inputs → group of outputs

Latency: time for one token to pass



Throughput: number of tokens per unit time

↳ can be improved by processing more tokens at the same time (**parallelism**)

(2) types of parallelism:

Spatial parallelism:

multiple copies
of hardware
perform multiple
tasks at once



Using both techniques, the throughput would be **8 trays/hour**

Temporal parallelism:


tasks broken into
multiple stages,
different stages work
at the same time
(pipelining)

Generalization

- Latency = $L \Rightarrow$ Throughput = $\frac{1}{L}$
- Spatial parallelism with N copies \Rightarrow throughput = $\frac{N}{L}$
- Temporal parallelism
 - \Rightarrow ideal case N stages equal length \Rightarrow throughput = $\frac{N}{L}$
 - \Rightarrow in practice this is rarely the case, longest stage with latency $L_1 \Rightarrow$ throughput = $\frac{1}{L_1}$

ex:

Temporal parallelism example




$$\text{Latency} = 9.5 \text{ ns}$$

$$\text{Throughput} = \frac{1}{9.5} \text{ ns}$$

$$= 105 \text{ MHz}$$

ex:



$$\text{Latency} = 5.5 \cdot 2 = 11$$

$$\text{Throughput} = \frac{1}{5.5}$$


$$3 + 2 + 0.25 + 0.25 = 5.5$$

Chapter 5

Things we've seen so far are digital building blocks
(gates, multiplexers, decoders, logic arrays etc.)

these building blocks are used to build a microprocessor.

1 Bit Adder
(Half Adder)




A	B	Cout	S
0	0	0	0
0	1	0	1
1	0	0	1
1	1	1	0

$$S = A \oplus B$$

$$C_{out} = AB$$

1 Bit Adder
(Full Adder)




$$C_{out} = AB + AC_{in} + BC_{in}$$

$$S = A \oplus B \oplus C_{in}$$

C_{in}	A	B	C_{out}	S
0	0	0	0	0
0	0	1	0	1
0	1	0	0	1
0	1	1	1	0
1	0	0	0	1
1	0	1	1	0
1	1	0	1	0
1	1	1	1	1

Full Adders From Half Adders

The full adder can be formed
of 2 half adders



Multibit Adders (CPAs)

3 types .

1 - Ripple-carry


slow

2 - Carry-lookahead

fast



CPA
general
symbol



faster for large
adders but require
more hardware

3- Prefix

faster


#1 Ripple-Carry Adder (CLA)

Chains l -bit full adders

Carry ripples

through the chain

$$\begin{array}{r} 010 \\ 1010 \\ + 0011 \\ \hline 1101 \end{array}$$




* Slow because carry signal goes through every bit

#2 - carry Lookahead Adder


solves this problem by dividing the adder in blocks
(ex: 32 bit adder divided into 4-bit blocks)

Looks ahead across
blocks instead of waiting
to ripple across all




Subtractor

Symbol




Implementation

$$A + (-B)$$




Comparator : Equality

Symbol




1 if $A = B$, else 0



Implementation

Comparator : Less Than

Symbol




If result is negative (sign bit = 1)

$$A - B < 0 \therefore A < B$$



* Does not work with overflows

Arithmetic Circuits – Arithmetic / Logical unit (ALU)

Performs multiple operations
(AND, OR, addition, subtraction)



useful for
Subt. since
 $01 \Rightarrow -B + A$



extra
outputs
~flags //

Shifters and Rotators

Logical Shifters

Shifts value to L/R
fills spaces with zeros

$$11001 \gg 2 = 00110$$

$$11001 \ll 2 = 00100$$

Arithmetic Shifting

Same as logical shift but right shift extended by sig. bit.

$$11001 \ggg 2 = 11110$$

$$11001 \lll 2 = 00100$$

Rotator

Rotates bits in
a circle

$$\text{ROR } 2: \underline{\underline{11}} \underline{001} \rightarrow \underline{01} \underline{0\underline{11}}$$



$$\text{ROL } 2: \underline{\underline{11}} \underline{001} \leftarrow \underline{01} \underline{0\underline{11}}$$

Remember that
shifters act as
multipliers and
dividers!

$$A \ll N = A \times 2^N$$

$$A \ggg N = A / 2^N$$


Shifter Design



logical left
shift
design

ex:


Exercise 5.18 - Design 4-bit left and right rotators
and sketch your design




Multipliers

$$\begin{array}{r}
 0101 \\
 \times 0111 \\
 \hline
 0101 \\
 0101 \\
 0101 \\
 + 0000 \\
 \hline
 0100011
 \end{array}$$

Symbol




Shifted partial products
are summed to form result



Counters

- * Reset sets to zero
- * Increments on each clock edge up to 2^N
- * Cycles through each number
 - ↳ ex: $N=3 \Rightarrow 000, 001, 010, 011, \dots, 111, 000 \dots$




Shift Registers

Shifts a new bit in and a bit out in each CLK edge

Converts serial to parallel

Input provided serially (one bit at a time)

~~shift register~~
~~=~~
~~shifter~~




Shift Register with Parallel Load

Load = 0 shift register


Load = 1 flip flops loaded

↳ now can act as
serial → parallel or opposite



Serial Communication

- The shift registers can be used to make a serial transmitter
- N data bits D_{in} are sent to the shifter register SR_1
- The clock and S_{out} signals are sent to the SR_2 receiver
- SR_2 is used to reconstruct the D_{out} data




Why serial communication instead of parallel?

- Physics! (Avoids crosstalk effects)
- Synchronization (all parallel bits must arrive at the same time)
- Even if it transfers less data per cycle, it can have a much smaller cycle compared to parallel communication

Serial vs Parallel Communication


Parallel interface example



E.g., memory bus, old printer ports



Serial interface example



E.g., USB (Universal Serial Bus), PS/2



Division

If need be to divide by $2^x \rightarrow$ arithmetic shift

Else \rightarrow a divider is used \rightarrow division is expensive


Memory Arrays

Registers and flip-flops \rightarrow can store small amount of data

memory arrays \rightarrow can store **big** amount of data

3 types:

- 1 - Dynamic random access memory (DRAM)
- 2 - Static random access memory (SRAM)
- 3 - Read only memory (ROM)



ex:



N address bits and M data bits:

- **Depth:** number of rows (number of words) = 2^N (With N bits, we can express 2^N addresses)
- **Width:** number of columns (size of word) = M
- **Array size:** depth \times width = $2^N \times M$

	Address	Data
11	0 1	0
10	1 0	0
01	1 1	0
00	0 1	1


width

depth


Memory Array Bit Cells


Wordline

- single row in memory array
- corresponds to unique address
- only one wordline HIGH at once



- * wordline = 1 \Rightarrow stored bit transferred to/from bitline
- * wordline = 0 \Rightarrow bitline disconnected
- * circuit depends on memory type





How to read *

decoder \rightarrow wordline₂ = 1

wordline₂ \rightarrow 100 goes on
data lines

How to write *

to write 001 to wordline₃

bitlines \rightarrow Set to 001
wordline₃ \rightarrow 1

Types of memory

RAM:

Volatile (data lost
without power)

Read & written fast

Main memory in
computer

ROM:

Non-volatile (retains data
after powerloss)




Read fast, written slow

Thumb drives, digital cameras
etc.

RAM

#1 - DRAM (Dynamic random access memory)

- Data bits stored on capacitor
- Dynamic bc. value is rewritten periodically



reading: data transferred from capacitor to bitline

reading destroys stored value


data must be rewritten after every read

even when not read, capacitors slowly discharge
∴ refreshing necessary


#2 - SRAM (Static random access memory)

- Data stored on cross-coupled inverters

- Static bc. no need to refresh data
(cross coupled inverter already restores value)



Memory Arrays Review



Tradeoffs

Memory Type	Transistors per Bit Cell	Latency
flip-flop	~20	fast
SRAM	6	medium
DRAM	1	slow

* more transistors

↳ more power, area, cost

* DRAM has higher latency

because charge must move from capacitor to bitline

Memory Ports

A memory can have multiple ports

Port 1 → reads data from A1 to RD1

Port 2 → " " // A2 to RD2

Port 3 → writes WD3 to A3 if WE3=1




Figure 5.44 Three-ported memory

Register files

Temporary variables stored in register files, usually SRAM arrays

smaller area compared to a flip flop array





Figure 5.48 16 × 32 register file with two read ports and one write port

ROM

Dot notation

A dot notation that there is no transistor (i.e. = 1)




State is persistent without power (is determined by wiring)

ROM's are built from transistors (cost effective)

Logic using PLA / ROM / FFGA

ROM Logic

Although primarily used to store, ROMs can perform combinational logic functions



$$Data_2 = A_1 \oplus A_0$$

$$Data_1 = \overline{A_1} + A_0$$

$$Data_0 = \overline{A_1} \overline{A_0}$$

ex:

Logic with ROMs : Implement the following using a $2^3 \times 3$ bit ROM


$$X = AB$$

$$Y = A + B$$



$$Z = A\bar{B}$$

A	B	X	Y	Z
0	0	0	0	0
0	1	0	1	0
1	0	0	1	1
1	1	1	1	0

\Rightarrow



Logic with any memory Array



Logic

PLA (Programmable Logic Arrays)


- * AND array followed by OR array
- * Comb. logic only
- * Fixed internal connections

FPGAs (Field Programmable Gate Arrays)



- * Array of Logic Elements (LEs)
- * Comb. and Seq. logic
- * Programmable internal connections

PLAs

general structure :



Dot Notation



ROM can be viewed as a special case of PLAs

FPGAs

An array of reconfigurable gates

is composed of :

LEs : (Logic Elements) performs logic

I/O Blocks : Input /Output elements

Programmable interconnection : connects

LEs & I/OEs




Figure 5.58 General FPGA layout


* more powerful than PLAs (can also perform multilevel and seq. logic)

LE (Logic Elements)

Composed of

- LUTs (lookup tables) performs comb. logic
- ↓
- Multiplexers connects the two
- flip-flops performs seq. logic

~~ex:~~ Logic Element



It can perform one combinational and / or registered function of up to 4 variables



LE Configuration

$$X = \bar{A}\bar{B}C + A\bar{B}\bar{C}$$

$$Y = A\bar{B}$$

(A) data 1	(B) data 2	(C) data 3	data 4	LUT output
0	0	0	X	0
0	0	1	X	1
0	1	0	X	0
1	0	0	X	0
1	0	1	X	1
1	1	0	X	0
1	1	1	X	1

(A) data 1	(B) data 2	(C) data 3	data 4	LUT output
0	0	0	X	0
0	0	1	X	1
0	1	0	X	0
1	0	0	X	1



Steps for LF config.

- 1- We need 2 LF's (one for X and Y)
- 2- Set the LUTs with proper values
- 3- Set the select signals on multiplexers so that the output from the LUT is selected

End of chapter note!

Remember that next chapter is about HDL and that CAD (computer aided design) tools are used to bring these to life.

Enter the design using schematic entry or an HDL

Simulate the design

Synthesize design (create the configuration bitstream)

Nothing is done manually!

Chapter 4

Hardware Description Languages (HDL)

Designers of hardware use Computer-Aided Design (CAD) tool to produce the most optimal product

In general you first simulate and then synthesize

HDL is a rich language, not all comments are synthesized (ex: print → only for simulation)

SystemVerilog modules

A module takes in x inputs and outputs y outputs

2 types :


→ Behavioral describes what a module does (ex: full adder)

→ Structural describes the inner circuit, how it's built from simpler modules (ex: ripple carry from full adders)

Behavioral SystemVerilog


~~ex:~~

$$y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$




Simulation

* Waveform used to check if true



Synthesis



done!

you can
now build
it in real life

SystemVerilog Syntax


- Case sensitive (`reset` ≠ `Reset`)
- Names cannot start with numbers (~~2xx~~ invalid)
- whitespaces ignored
- Comments →

`// single line & /* multiline comment */`

Not executed in order! Executed when 'input available'

Bitwise Operators

```
module gates(input logic [3:0] a, b,
             output logic [3:0] y1, y2, y3, y4, y5);
    /* Five different two-input logic
     * gates acting on 4 bit busses */
    assign y1 = a & b; // AND
    assign y2 = a | b; // OR
    assign y3 = a ^ b; // XOR
    assign y4 = ~(a & b); // NAND
    assign y5 = ~(a | b); // NOR
endmodule
```




Reduction Operators

```
module and8(input logic [7:0] a,
             output logic y);
    assign y = a;
    // a is much easier to write than
    // assign y = a[7] & a[6] & a[5] & a[4] &
    //           a[3] & a[2] & a[1] & a[0];
endmodule
```


size of `y`
not specified → default 1 bit

Similar operators for
ORs, XORs, etc...



Conditional Assignment

We don't have "if"s in hardware → use MUX's



? : is also called a *ternary operator* because it operates on 3 inputs: s, d1, and d0.

Internal Variables

- It can be useful to break a complex circuit into intermediate steps
- HDL assign instructions take place concurrently
- E.g., full adder

$$S = A \oplus B \oplus C_{in}$$

$$C_{out} = AB + AC_{in} + BC_{in}$$

We can define:

$$P = A \oplus B$$

$$G = AB$$

Thus rewriting it as:

$$S = P \oplus C_{in}$$

$$C_{out} = G + PC_{in}$$

```
module fulladder(input logic a, b, cin,
                  output logic s, cout);
    logic p, g; // internal nodes
    assign p = a ^ b;
    assign g = a & b;
    assign s = p ^ cin;
    assign cout = g | (p & cin);
endmodule
```

create internal variables

define internal variables

Precedence

when in doubt

use parenthesis!

\sim	NOT
\mid	XOR
$\sim\mid$	NOR

Numbers

N' Bvalue → value
 → base
 ↓
 # of bits

$$\text{eg: } 8'hAB = \text{hexadecimal AB} \\ = 10101011_2 \\ = 171_{10}$$

Bit Swizzling

$[2:1] \rightarrow$ order reversed

$[3:1] \Rightarrow$ bits 3, 2, 1

$[0]$ just the 0th bit

```

assign y = {a[2:1], {3{b[0]}}, a[0], 6'b100_010};

// underscores (_) are used for formatting only to make
// it easier to read. SystemVerilog ignores them.

// if y is a 12-bit signal, the above statement produces:
// y = a[2] a[1] b[0] b[0] b[0] a[0] 1 0 0 0 1 0


y[0] = 1'b1;
y[1] = 1'b0;

```

Contention : X we saw this before!

→ circuit tries to draw output to 0 and 1


→ usually indicates a bug



Floating : Z

→ output neither 1 nor 0

→ a voltmeter won't indicate floating




Z : Floating Output

```

module tristate(input logic [3:0] a,
                 input logic en,
                 output tri [3:0] y);
    assign y = en ? a : 4'bz;
endmodule

```

4 bits



SystemVerilog Logic Datatype

- 0, 1, z (floating), x (invalid)
- x indicates an invalid logic level, x in simulation is almost always a bug
- Remember to set/reset flip-flops before requesting output
 - If all the tristate buffers driving a bus are simultaneously OFF, the bus will **float**, indicated by z.
 - If a gate receives a floating (z) input, it may produce an x output when it can't determine the correct value

Truth Tables with Undefined and Floating Values

→ SystemVerilog can determine the output sometimes despite unknowns

&		A			
		0	1	z	x
B	0	0	0	0	0
	1	0	1	x	x
	z	0	x	x	x
	x	0	x	x	x

		A			
		0	1	z	x
B	0	0	1	x	x
	1	1	1	1	1
	z	x	1	x	x
	x	x	1	x	x

Delays

Helps with debugging

Helpful for predicting speed in simulation

Delays are ignored during synthesis

↳ delay of a gate depends on t_{pd} and t_{cd}

ex:

$$Y = \bar{A}\bar{B}\bar{C} + A\bar{B}\bar{C} + A\bar{B}C$$


```
module example(input logic a, b, c,  
               output logic y);  
    logic ab, bb, cb, n1, n2, n3;  
    assign #1 (ab, bb, cb) = ~{a, b, c};  
    assign #2 n1 = ab & bb & cb;  
    assign #2 n2 = a & bb & cb;  
    assign #2 n3 = a & bb & c;  
    assign #4 y = n1 | n2 | n3;  
endmodule
```

> this is executed
in time step #1

meaning : wait 4 time units
from the moment inputs
are available

#1

* since $a=0$
 $n2,3 = 0$



Structural modelling

```

module and3(input logic a, b, c,
            output logic y);
    assign y = a & b & c;
endmodule

module inv(input logic a,
            output logic y);
    assign y = ~a;
endmodule

module nand3(input logic a, b, c
              output logic y);
    logic nl;           // internal signal
    and3 andgate(a, b, c, nl); // instance of and3
    inv inverter(nl, y);   // instance of inv
endmodule


```

3 input AND

NOT gate

3 input NAND

in ABC → out \overline{ABC}



example 1: 4-bit wide 4:1 MUX starting from 4-bit wide 2:1 MUX

```


module mux2(input logic [3:0] d0,
            logic [3:0] d1,
            input logic s,
            output logic [3:0] y);
    assign y = s ? d1 : d0;
endmodule


module mux4(input logic [3:0] d0, d1, d2, d3,
            input logic [1:0] s,
            output logic [3:0] y);
    logic [3:0] low, high;
    mux2 lowmux(d0, d1, s[0], low);
    mux2 highmux(d2, d3, s[0], high);
    mux2 finalmux(low, high, s[1], y);
endmodule

```

4 bit wide
2:1 MUX

use 3 of
these







Start by the simplest unit when building something complex!

example 2: 8-bit wide 2:1 MUX starting from 4-bit wide 2:1 MUX

```
module mux2_8(input logic [7:0] d0, d1,
               input logic s,
               output logic [7:0] y);

  mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);
  mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);
endmodule
```



split 8-bit input
into 2 4-bits

Sequential Logic


SystemVerilog uses idioms to describe latches, flip-flops and FSMs

Always Statement

```
always @ (sensitivity list)  
    statement;
```

When the event in sensitivity list occurs, statement is executed

D Flip Flop



```
module flop (input logic clk,  
             input logic [3:0] d,  
             output logic [3:0] q);  
    always_ff @ (posedge clk)  
        q <= d;  
endmodule
```

everytime there's positive (raising) edge of CLK, execute $q \leftarrow d$

q gets d





remember : D flip-flop
 $D = Q$ only on rising edge

Resettable D Flip-Flop (synchronous)

resets at clock edge only

```
module flopr (input logic clk,  
              input logic reset,  
              input logic [3:0] d,  
              output logic [3:0] q);  
    always_ff @ (posedge clk)  
        if (reset) q <= 4'b0;  
        else q <= d;  
endmodule
```




Resettable D Flip-Flop (Asynchronous)

resets immediately when R = 1

```
module flopr(input logic      clk,
              input logic      reset,
              input logic [3:0] d,
              output logic [3:0] q);

  always_ff @ (posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else        q <= d;

endmodule
```




same synthesis as sync

difference : reacts on positive edge of R

D Flip-Flop with Asynchronous Reset and Enable

the ENable controls when Data is stored


EN=1 : D passes to Q
 EN=0 : Previous state



```
module flopren(input logic      clk,
                input logic      reset,
                input logic      en,
                input logic [3:0] d,
                output logic [3:0] q);

  always_ff @ (posedge clk, posedge reset)
    if (reset) q <= 4'b0;
    else if (en) q <= d;
    else        q <= q;

endmodule
```



Multiple Registers

```
module sync(input logic clk,
            input logic d,
            output logic q);
    logic nl;
    always_ff @ (posedge clk)
        begin
            nl <= d;
            q <= nl;
        end
endmodule
```


Since nl is neither an input nor an output, it is defined within the module

D Latch



```
module latch(input logic clk,
             input logic [3:0] d,
             output logic [3:0] q);
    always_latch
        if (clk) q <= d;
    endmodule
```

* a bit problematic
use only if you need it
* raises errors



remember D-Latch :
 $D = Q$ as long as $CLK=1$ else Q_{prev}

Combinational Logic with System Verilog

"always" statement is used

if / else and case / cascz are used

ex: always statement

```
module inv(input logic [3:0] a,
            output logic [3:0] y);
    assign y = ~a;
endmodule

module inv(input logic [3:0] a,
            output logic [3:0] y);
    always_comb
        y = ~a;
endmodule
```

in this example
always_comb means
anytime a changes,
 $y = \bar{a}$
↓
always(a)

ex: always with multiple statements

```
// combinational logic using an always statement
module gates(input logic [3:0] a, b,
              output logic [3:0] y1, y2, y3, y4, y5);
    always_comb // need begin/end because there is
    begin // more than one statement in always
        y1 = a & b; // AND
        y2 = a | b; // OR
        y3 = a ^ b; // XOR
        y4 = ~(a & b); // NAND
        y5 = ~(a | b); // NOR
    end
endmodule
```



"case"

case statement implies combinational logic iff
all possible input combinations described

remember to use "default" statement

ex: if statement

Priority circuit:

A_3	A_2	A_1	A_0	Y_3	Y_2	Y_1	Y_0
0	0	0	0	0	0	0	0
0	0	0	1	0	0	0	1
0	0	1	X	0	0	1	0
0	1	X	X	0	1	0	0
1	X	X	X	1	0	0	0

Figure 2.29 Priority circuit truth table with
don't cares (X's)

```
module priorityckt(input logic [3:0] a,
                     output logic [3:0] y)
  always_comb
    if (a[3]) y = 4'b1000;
    else if (a[2]) y = 4'b0100;
    else if (a[1]) y = 4'b0010;
    else if (a[0]) y = 4'b0001;
    else y = 4'b0000;
endmodule
```

elif

Blocking

=

occurs in
order


vs. Nonblocking

<=


occurs simultaneously
with others

Assignments

```
// Good synchronizer using
// nonblocking assignments
module syncgood(input logic clk,
                 input logic d,
                 output logic q);
  logic nl;
  always_ff @(posedge clk)
  begin
    nl <= d; // nonblocking
    q <= nl; // nonblocking
  end
endmodule
```



```
// Bad synchronizer using
// blocking assignments
module syncbad(input logic clk,
                input logic d,
                output logic q);
  logic nl;
  always_ff @(posedge clk)
  begin
    nl = d; // blocking
    q = nl; // blocking
  end
endmodule
```



very important

Rules for Signal Assignment

- **Synchronous sequential logic:** use `always_ff @ (posedge clk)` and nonblocking assignments (`<=`)


```
always_ff @ (posedge clk)
q <= d; // nonblocking
```
- **Simple combinational logic:** use continuous assignments (`assign`)



```
assign y = a & b;
```
- **More complicated combinational logic (e.g., in case if, case, casez are needed):** use `always_comb` and blocking assignments (`=`)


```
begin
  if (condition)
    y = value;
  else
    y = value;
end
```
- Assign a signal in **only one** always statement or continuous assignment statement (if you are not using 'Z' values).

very important

FSM with SystemVerilog

```
module divideby3FSM (input logic clk,
                      input logic reset,
                      output logic y);
  typedef enum logic [1:0] {S0, S1, S2} statetype;
  statetype state, nextstate;
  // state register
  always_ff @ (posedge clk, posedge reset)
    if (reset) state <= S0;
    else state <= nextstate;
  // next state logic
  always_comb
    case (state)
      S0:   nextstate = S1;
      S1:   nextstate = S2;
      S2:   nextstate = S0;
      default: nextstate = S0;
    endcase
  // output logic
  assign y = (state == S0);
endmodule
```




FSM: divide by 3
output = 1 every 3 clock cycle

if state is S0 → y=1
else → y=0

Parametrized modules

Structural modelling

8-bit wide 2:1 mux starting from 4-bit wide 2:1



```
module mux2_8(input logic [7:0] d0, d1,  
                input logic      s,  
                output logic [7:0] y);  
  
    mux2 lsbmux(d0[3:0], d1[3:0], s, y[3:0]);  
    mux2 msbmux(d0[7:4], d1[7:4], s, y[7:4]);  
endmodule
```

Defining parametrized modules allow for there to be no fixed-width inputs / outputs

Parametric 2:1 mux:

```
module mux2  
#(parameter width = 8) // name and default value  
  (input logic [width-1:0] d0, d1,  
   input logic      s,  
   output logic [width-1:0] y);  
  assign y = s ? d1 : d0;  
endmodule
```

width becomes a variable

Instance with 8-bit bus width (uses default):

```
  mux2 myMux(d0, d1, s, out);
```

→ and is used as a variable

Instance with 12-bit bus width:

```
  mux2 #(12) lowmux(d0, d1, s, out);
```

Testbenches

→ HDL that tests another module : device under test (dut)
→ Not synthesizable

types :
→ simple
→ self - checking
→ self - checking with testvectors

ex: Testbench Example :

Write SystemVerilog code to implement the following function in hardware

$y = \bar{b}\bar{c} + \bar{a}b$ and name it "silly function"

```
module sillyfunction (input logic a,b,c  
                      output logic y);  
    assign y = ~b & ~c | ~a & b;  
endmodule
```



Simple Testbench & Self checking Testbench

```
module testbench1();
    logic a, b, c;
    logic y;
    // instantiate device under test
    sillyfunction dut(a, b, c, y);
    // apply inputs one at a time
    initial begin
        a = 0; b = 0; c = 0; #10;
        c = 1; #10;
        b = 1; c = 0; #10;
        c = 1; #10;
        a = 1; b = 0; c = 0; #10;
        c = 1; #10;
        b = 1; c = 0; #10;
        c = 1; #10;
    end
endmodule
```

```
module testbench2();
    logic a, b, c, y;
    // instantiate device under test
    Sillyfunction dut(a, b, c, y);
    // apply inputs one at a time
    // checking results
    initial begin
        a = 0; b = 0; c = 0; #10;
        assert (y === 1) else $error("000 failed.");
        c = 1; #10;
        assert (y === 0) else $error("001 failed.");
        b = 1; c = 0; #10;
        assert (y === 0) else $error("010 failed.");
        c = 1; #10;
        assert (y === 0) else $error("011 failed.");
        a = 1; b = 0; c = 0; #10;
        assert (y === 1) else $error("100 failed.");
        c = 1; #10;
        assert (y === 1) else $error("101 failed.");
        b = 1; c = 0; #10;
        assert (y === 0) else $error("110 failed.");
        c = 1; #10;
        assert (y === 0) else $error("111 failed.");
    end
endmodule
```

Testbench with Testvectors

Checking all cases with SystemVerilog can be error-prone


Testvector file : inputs and all expected outputs

ex: test.tv contains vectors of

000-1
001-0
;
111-0 } abc - y expected

1. Generate clock for assigning inputs, reading outputs
2. Read testvectors file into array
3. Assign inputs, expected outputs
4. Compare outputs with expected outputs and report errors

Lecture 23
left at testhence
mock



4. Compare with Expected Outputs

```
// check results on falling edge of clk
always @(negedge clk)
if (~reset) begin // skip during reset
    if (y !== yexpected) begin
        $display("Error: inputs = %b", {a, b, c});
        $display(" outputs = %b (%b expected)", y, yexpected);
        errors = errors + 1;
    end
// Note: to print in hexadecimal, use %h. For example,
// $display("Error: inputs = %h", {a, b, c});
```

selects variables
one after
the other
→ binary

4. Compare with Expected Outputs

```
// increment array index and read next testvector
vectornum = vectornum + 1;
if (testvectors[vectornum] == 4'bxx) begin
    $display("%d tests completed with %d errors",
            vectornum, errors);
$finish;
end
endmodule

// === and !== can compare values that are 1, 0, x, or z.
```

xxx x

i'm
done

Adder

```
module adder #(parameter N = 8)
    (input logic [N-1:0] a, b,
     input logic cin,
     output logic [N-1:0] s,
     output logic cout);
    assign {cout, s} = a + b + cin;
endmodule
```




Figure 5.8 Synthesized adder

full adder


Cout S
11010

SystemVerilog provides a + operator to specify a CPA. Synthesis tools will select the cheapest (smallest) design that meets the timing requirements.

Comparators

```
module comparator #(parameter N = 8)
    (input logic [N-1:0] a, b,
     output logic eq, neq, lt, lte, gt,
     gte);

    assign eq = (a == b);
    assign neq = (a != b);
    assign lt = (a < b);
    assign lte = (a <= b);
    assign gt = (a > b);
    assign gte = (a >= b);
endmodule
```



Systemverilog

Simplifies

a lot of things

etc:

a ↗

Counters

```
module counter #(parameter N = 8)
    (input logic clk,
     input logic reset,
     output logic [N-1:0] q);
    always_ff @(posedge clk, posedge reset)
        if (reset) q <= 0;
        else q @= q + 1;
endmodule
```

$$q = q + 1$$

(nonblocking)
in sequential
circuits you should
use nonblocking
operator


Shift Register With Parallel Load

```
module shiftreg #(parameter N = 8)
    (input logic clk,
     input logic reset,
     input logic load,
     input logic sin,
     input logic [N-1:0] d, 8 bit d
     output logic [N-1:0] q, 8 bit q
     output logic sout);
    always_ff @(posedge clk, posedge reset)
        if (reset) q <= 0;
        else if (load) q <= d;
        else q <= (q[N-2:0], sin);
    assign sout = q[N-1];
endmodule
```

reset

is
1 bit

flip flops
everytime we
need resettable flip flops,
always operator



if we are not resetting nor loading: shifted

RAM (With synchronous writes)

```

module ram #(parameter N = 6, M = 32)
    (input logic clk,
     input logic we,
     input logic [N-1:0] adr,
     input logic [M-1:0] din,
     output logic [M-1:0] dout);
    logic [M-1:0] mem [2**N-1:0];
    always_ff @(posedge clk)
        if (we) mem [adr] <= din;
    reading if we=1 like matrices in python
    assign dout = mem[adr];
endmodule

```

Diagram of RAM structure:

Annotations on the diagram:

- Address**: N
- Array**
- Data**: M
- write enable**
- n bit address**
- n bit data**
- each is m bits**
- 2^N rows**
- N columns**
- writing**
- reading**
- if we=1 like matrices in python**

ROM

```

module rom(input logic [1:0] adr,
           output logic [2:0] dout);

    always_comb
        case(adr)
            2'b00: dout = 3'b011;
            2'b01: dout = 3'b110;
            2'b10: dout = 3'b100;
            2'b11: dout = 3'b010;
        endcase
    endmodule

```

Is going to be synthesized into logic gates or into an array depending on what's the best solution (depends on the size)

Diagram of ROM data table:

<i>N = 2</i>	0	1	1
	1	1	0
<i>M = 3</i>	1	0	0
	0	1	0

Annotations on the table:

- N = 2**
- M = 3**
- Dout**