

Report on 4-bit PC

Course:

Digital Systems Design Sessional

Course Teacher:

Md Shariful Islam Bhuiyan Chowdhury Md. Rakin Mehnaz Tabassum Mahin Mahmudur Rahman Hera

> Presented by: Section A1,Group-2 Abdullah Al Mamun (1305003) Rajesh Debnath (1305017) Rukshar Alam (1305031) Mostofa Rafid Uddin (1305039) Md. Saqib Hasan (1305057)

Introduction:

For this assignment, we had to construct a simplified 4-bit computer simulation using proteus.

The said 4-bit PC is consisted of different registers(ACC, MAR, MDR, etc), counters (PC,SP), ROMs, a RAM and an arithmetic logic unit.

Our PC is able to execute any of the 28 instructions that were assigned to us.

The rest of this report contains implementation details of 4-bit PC on proteus.

Assigned Instruction set:

LDA address; STA address; MOV Acc, B; MOV B, Acc;


MOV Acc, immediate; IN; OUT; ADD B; ADC B; SUB B; SBB B;

ADD immediate; SUB immediate; CMP B; NEG; JO address; JNE address;

PUSH; POP; CALL address; RET; JMP; HLT; NOP;


XCHG; CMC; OR [address]; XOR B;

Block diagram of 4-bit PC:




Circuit Diagrams:


Main Circuit




ALU



Control Sequencer




Memory




Timing Diagrams:


Timing Diagram For STA address Instruction




Timing Diagram For ADC B Instruction




Timing Diagram For LDA address Instruction



Timing Diagram For JZ address Instruction



Timing Diagram For AND immediate Instruction



Explanation of all blocks:

Input Register (IN):

Input register is used to take user input into accumulator. The user input at any moment is stored in a tri-state buffer (74244).

This 4-bit Input register sends data to the bus. It doesn't get data form bus. So, it has a one way communication with the bus.

EIN_BAR is the associated signal with the tri-state buffer. When EIN_BAR gets a low signal, the output of IN register is passed to the W0-W3 lines via the buffer.

Program Counter (PC):

Program counter works as an instruction pointer. It is mainly a register that contains the address of the instruction being executed currently. After each instruction the value of PC is updated to the next instruction address. Instructions are usually fetched sequentially from memory, but some control instructions (namely JMP, CALL, RET) breaks the sequence by placing a new value in the PC.

PC can communicate with other registers only via bus. PC can give the address of the instruction to bus only and in control instructions as JMP, CALL, RET the next instruction address is stored in the PC via W-Bus.

CP is used to increment PC value after each instruction is fetched. EP_BAR is used to give address to bus and LP is used to load the address of the control instructions to PC. For example, when a JMP function is executed, the next instruction address or the operand address of JMP is stored at MDR register. The value of the register is stored at PC via W-Bus.

Memory Address Register (MAR):

Memory Address Register (MAR) is an 8-bit register. This register is used to point at the memory address from where we want to read or write content in memory.

This register is connected with the W-Bus and the Memory. It uses lines W0-W7 to connect with the W-Bus and lines MO0-MO7 to connect with the memory. It gets the address from the W-Bus through lines W0-W7 and passes this address to the memory through lines MO0-MO7. 2 tri-state 4-bit buffers were used for this.

EM_BAR and LM_BAR are the associated control signals both of which are active low. That means if we set EM_BAR to low, we can enable this register and pass data to W-Bus. And when we set LM_BAR to low, we can load address into this register from W-Bus.

RAM:

We can write content to and read content from RAM.

During the boot-loading period, instructions (hex-code for opcode and operand) is loaded into RAM. And, during the run of the PC, RAM is frequently accessed for instruction fetch, data store, data load etc.

RAM has the following associated signals.

WR_BAR, R_BAR, CLK.

RAM has the following input lines, MO0-MO7, these lines connect RAM and MAR. These lines are used to provide address to RAM. And, bidirectional data line, RM0-RM7. These lines connect MDR and RAM, using these lines either data is fed into RAM using the W_BAR signal, or Data is read from RAM using the R_BAR signal.

To write content to RAM at a particular address, we must point at the interested address of RAM using MAR, we provide data in RM0-RM7 lines via MDR, then we control W_BAR signal to write the data.

To read content from RAM at a particular address, we point that address using MAR, then we control the R_BAR signal to read content from RAM, later on this data is sent to MDR.

Boot loader:

Boot loader resides inside the MEMORY module. It is responsible for loading program data from a ROM to RAM during boot period.

Boot loader is consisted of two ROMs, and two counters. One of the ROMs contain the instructions and data and a special sentinel value FF, which is used to terminate the boot-loading process. The second ROM contains control words to drive the boot-loading process.

Using one counter, we provide same address to both the program ROM and RAM, so that content in ROM at a particular address can be sent to that exact address in RAM.

Using the second counter, we drive the boot control ROM.

Basically, using the boot control ROM, we execute the write cycle of RAM, and content from ROM to RAM is transferred one byte at a time. When the final line in the program ROM is reached, boot-loading process is terminated and a special signal BT_BAR is generated to let other key components know that boot has completed and PC can run now.

Memory Data Register (MDR):

MDR is an 8 bit register and it is used to read and write data to and from RAM, and it also relays RAM data to other registers.

MDR has bidirectional data line RM0-RM7. These lines connect MDR and RAM. These lines are used to read data from RAM to MDR and write MDR data to RAM. Given the appropriate signals, MDR can also load data from, and provide data to the BUS.

MEM_BUS, LDR_BAR, EDR_BAR, EDB_BAR are the associated signals with MDR.

The signal MEM_BUS is used in a multiplexer, to decide whether to load data from RAM or load data from BUS.

When MEM_BUS is LOW, data is loaded to MDR from RAM. This is used to read data from RAM.

When MEM_BUS is HIGH, data is loaded to MDR from the BUS.

When the LDR_BAR is LOW data is loaded to MDR either from RAM or BUS, depending on the MEM_BUS signal.

When EDB_BAR is LOW data from the MDR is sent to BUS via W0-W7. When EDR_BAR is LOW data from the MDR is sent to RAM via RM0-RM7.

Instruction Register (IR):

Instruction Register is used to store the fetched Instruction from physical memory/RAM.

This 8-bit register receives instruction's opcode from memory through MDR register via BUS. This register holds the instruction's opcode and then passes the opcode to the control sequencer.

LIR_BAR is the associated signal. Setting LIR_BAR to low, we can load content from MDR via W0-W7 to this register. Least significant 5 bit of this value is available to the Control register via CON0-CON4 bus. We took only 5 bits because it can cover all our 28 different instructions ($2^5 = 32 > 28$).

Controller-Sequencer:

The controller-sequencer unit produces the control words for microinstructions that coordinate and direct the rest of the computer. The control word or microinstruction determines how the registers react to the next positive clock edge.

This supervisor unit contains two types of ROM, namely address ROM and control ROM. The control ROM contains the control word for each micro-instruction in order to execute a macro-instruction. The starting address of execution cycle of each macro-instruction is listed in address ROM. The index of address ROM is the opcode of macro-instruction. We collect the op-code bits a CON₄CON₃CON₂CON₁CON₀ from the instruction register. These bits drive the address ROM and starting address of that particular routine is generated. Since our control word is 36-bit length, we need five control ROMs. One control word for any micro-instruction is listed in the same index of those ROMs. The outputs of the

control ROMs are the outputs of this block.

We use an internal counter to generate the required indices for control ROM. After getting BT_BAR as low, i.e., boot loading is done, this counter generates zero. In the zeroth index, the control word for first micro-instruction of fetch cycle is written. Thus, the corresponding signals are generated and the PC value is transferred to MAR. Similarly, for each count, the rest of the micro-instructions of fetch cycle are executed. After three clocks, the op-code for a macro-instruction is available in the input of the address ROM. At the last micro-instruction of fetch cycle, we generate a special signal named as "LOAD", which loads the content of Instruction Register, i.e., op-code of that macro-instruction to the counter. On the next clock, the counter starts counting from that address, which is the starting address of that macroinstruction's execution routine. Thus, sequentially the rest of the micro-instructions of that routine are executed, i.e., the control words are generated, which drive the rest of the computer. At the last micro-instruction of execution cycle, we generate a special signal named as "RESET", which resets the counter. Hence, on the next clock the zeroth index's content are generated from the control ROM that means the fetch cycle is started again. Thus, another macro-instruction's execution is started immediately after the first one. Since, we use RESET signal to reset the internal counter for every execution routine, we do not need to waste a single clock. Hence, we have variable machine cycle. Thus, we avoid the hardware complexity by microprogramming through the RESET and LOAD signals.

In order to execute conditional jump instructions (**JG** and **JZ**), we have given zero flag, sign flag and overflow flag as input to the controller sequencer. We assigned opcode 1A to JZ instruction and opcode 1B to JG. In binary, 1A is 11010 and 1B is 11011. So, if **CON4 CON3 CON2' CON1** is true, it is either JG or JZ instruction. So, we used an mask, where if this value is false then the usual LP value is passed and if this is true, then it is a conditional jump instruction. Hence, if CON0 is true, then it is JG instruction. If CON0 is false, then it is JZ instruction. So, we passed the value of zero flag to the selector for JZ and passed the value of ZF'(SF XNOR OF) to the selector for JG. If the corresponding value is true, then LP is returned True that means the condition is true and the value will be loaded to PC. Otherwise, LP is returned false that means the condition is false and PC will be incremented sequentially.

Accumulator Register (ACC):

Accumulator register (ACC) is one of the most used blocks of 4-bit PC. It is a 4-bit register. It is used to perform data related operations. It can store and provide with data when necessary.

This register is connected with the W-Bus using the bidirectional lines W0-W3. It is also connected with the ALU using lines A0-A3. Using the bidirectional lines W0-W3 it can read or send data from or through W-Bus. It can also pass data to the ALU using the lines A0-A3. While taking such actions it uses 4-bit buffers also.

LA_BAR and EA_BAR are the control signals for this register both of which are active low. By setting EA_BAR to low, we can provide register data to the BUS. And when we set LA_BAR to low, we can load data into this register.

Arithmetic Logic Unit (ALU):

This asynchronous unit performs the required arithmetic as well as logical operations of our micro-computer.

We have used **74LS181** IC as an ALU. It has five control bits to determine the arithmetic or logic operation performed on words **A** and **B**. Here, word A comes from Accumulator Register and B comes from Temporary Register. The output of ALU is provisioned to go to the **W-BUS** by enabling **EU_BAR** signal.

We cannot perform ADC and SBB instructions easily by mode selector bits and carry in (CN) bit, since, it only uses the content of carry flag, not constant logic one. Besides, the datasheet of that IC shows that, in order to execute SUB, we provide logic one to the CN bit. In summary, there is no ready-made operation by which ADC, SUB, and SBB operations can be performed. Hence, we generate the following function table that relates the inputs of the CN bit of ALU to the external input signals. We need to provide two signals for controlling the carry such as CIN1 and CIN0. This function table yields a combinational circuit equation, i.e., CIN1. CIN0. CF + CIN1. CIN0.

+ CIN1. CF'.

CIN1	CIN0	CN (ALU input)	Required Operation
0	0	0	ADD
0	1	Content of carry flag (CF)	ADC
1	0	1	SUB
1	1	Inverted Content of carry flag (CF')	SBB

In order to keep track of a changing condition during a computer run, we use a flipflop and a register named as flag register. We store carry flag, sign flag, overflow flag, and zero flag. Except overflow flag, rest of the flags are readily available as ALU's output. To determine the overflow flag, we use simple intuition, that is, an overflow can only occur when two numbers added are both positive or both negative. We test the inputs' and output's sign flag for determining the overflow condition.

We know that the contents of flag register are changed only in arithmetic operations. We ensure it by the load signal of flag flip-flop, i.e., **LF_BAR**. Besides, only addition operation can change the carry. We prevent the carry contents from unwanted changes by using another flip-flop. Besides, in order to execute DEC instruction, a **DIC** control signal is used to so that it doesn't effect the carry flag whereas normal decrement affects the carry flag.

Temporary Register (TEMP):

Temporary register (TEMP) can be used to store both data and address whichever is needed in various operations. It is an 8-bit register.

This register interacts with the W-Bus and the ALU. With the bidirectional lines W0-W7 it keeps contact with the W-Bus. It is connected with the ALU with the lines T0-T3. With the lines W0-W7 it can receive or send data or address information through the W-Bus. It passes data to the ALU using lines T0-T3. It also uses 4-bit buffers to perform these actions.

LT_BAR and ET_BAR are the associated control signals which are active low. When ET_BAR is set to LOW, data is provided to the BUS. When LT_BAR is low data or address is loaded into this register.

B Register (B):

B register is used to store data operands for various computations.

This 4-bit register interacts with the BUS. This register can both load data from, and provide data to the BUS, depending on its input control signals.

LB_BAR and EB_BAR are the associated signals. Setting LB_BAR to low, we can load content from W0-W3 to B register and setting EB_BAR to low, we can load data to W0-W3.

Stack Pointer (SP):

Stack pointer is a register that stores the address of the last program request in a stack. A stack is a specialized memory segment that stores data in last in first out manner. The most recently entered request resides at the top of the stack and the program always takes request from the top.

At the starting of boot loader, we initialize stack pointer with FF to point last address of RAM. When a PUSH instruction is requested, SP is decremented and then this SP is loaded to the MAR to point new memory location. As SP always holds the recent request, when a POP instruction is requested, value of SP is loaded to MAP without increment and decrement.

When a function is called by CALL instruction, then the next instruction address is stored on the SP. After returning from this function by RET instruction, SP value is loaded to MAR to execute the instruction following function CALL instruction.

ES_BAR is used to load the data from SP to bus. BT_BAR is used to initialize SP at the starting of boot loader and it is initialized to FF to point last memory location. IS and DS is used to increment and decrement the value of SP respectively.

Output Register (OUT):

Output register can be used to display results of different computation, for instance by adding a hex-output converter with it or LEDs.

This 4-bit output register interacts with the BUS.

LO_BAR is the associated signal.

When LO_BAR gets a low signal, the output register loads the content of W0-W3.

Control Word:

HLT – Halt DIC - Decrement Accumulator value

LF_BAR - Load Flag

M - Mode selector for ALU

S3 - ALU operation selection

S2 - ALU operation selection

S1 - ALU operation selection

S0 - ALU operation selection

CIN1 - Selector for CIN

CINO - Selector for CIN

EF_BAR - Enable Flag

EU_BAR - Enable Accumulator Register

LS - Load Stack

IS - Increment Stack

DS - Decrement Stack

ES_BAR - Enable Stack

LT_BAR - Load Temp Register

ET_BAR - Enable Temp Register

LO_BAR - Load Output Register

EB_BAR - Enable B register LB_BAR -Load B Register

EA_BAR - Enable Accumulator Register LA_BAR - Load Accumulator Register

EIN_BAR - Enable Input Port

LIR_BAR - Load Instruction Register

MEM_BUS - Memory Bus

LDR_BAR - Load Data Register

EDR_BAR - Enable Data Register

EDB_BAR - Enable Data Bus

W_BAR - Write RAM

R_BAR - Read RAM

LM_BAR - Load MAR

EM_BAR - Enable MAR

CLEAR

CP - Counter for PC

EP_BAR - Enable PC

LP - Load PC

LOAD

RESET

Explanation of all instructions:

Here, MO stands for Micro operation and HLO stands for High Level Overview.

MO: Micro operations. Each minimal operation(done in one T state) needed to execute an instruction(macro) .

All the instructions share the fetch cycle. The fetch cycle has the following micro operations. Maximum number of Micro operations determine the maximum number of T states needed.

Fetch cycle:

1st cycle: load PC value to MAR

2nd cycle: RAM to MDR and PC= PC + 1

3rd cycle: MDR to IR

Micro operations for individual instructions(execution cycle):

1. LDA address Opcode: 00H

HLO: ACC←Memory[Address]

MO: i) MAR ← Address[operand]

ii) $ACC \leftarrow MDR$

4th cycle:load load PC value to MAR

5th cycle: load RAM value to MDR and

PC++ 6th cycle: load MDR to MAR

7th cycle: load RAM value to MDR

8th cycle: load MDR data to Accumulator

2. STA address

Opcode: 01H

HLO: Memory[Address] \leftarrow ACC

MO: 4) load PC to MAR

- 5) load RAM to MDR, Increment PC $/\!/$ MDR holds the operand
- 6) load MDR to MAR
- 7) load ACC to MDR
- 8) Write MDR data to RAM

3. MOV Acc, B

Opcode: 05H

HLO: ACC \leftarrow B

MO: 4th cycle: load data from B to Accumulator

4. MOV B, Acc

Opcode: 04H

HLO: B← ACC

MO:

4th cycle: load Accumulator to B

5. MOV Acc, immediate

Opcode: 07H

HLO: ACC← immediate

MO:

4th cycle: load PC value to MAR

5th cycle: load RAM to MDR and PC++ 6th cycle: load MDR to Accumulator

6. IN

Opcode: 02H

HLO: ACC← Input port.

MO: 4th cycle: load Input port to Accumulator..

7. OUT

Opcode: 03H

HLO: Output port← ACC.

MO: 4th cycle: Load Accumulator to Output Port.

8. ADD B

Opcode: 0AH

HLO: ACC \leftarrow ACC+

B MO:

4th cycle: Load register B to

TEMP_REGISTER 5th cycle: Select ALU

Operation for ADD

6th cycle: Load ALU output to Accumulator.

9. ADC B

Opcode:

0BH

HLO: $ACC \leftarrow ACC + B + C$ (Carry)

MO:

4th cycle: Load register B data to TEMP_REGISTER

5th cycle: Select ALU Operation for ADC

6th cycle: Load ALU output to Accumulator.

10. SUB B

Opcode: 0CH

HLO: ACC← ACC- B

MO:

4th cycle: load B data to TEMP_REGISTER 5th cycle: select ALU operation for SUB 6th cycle: Load ALU output to Accumulator.

11. SBB B

Opcode:

0DH

 $HLO: ACC \leftarrow ACC - B - Bo(Borrow)$

MO:

4th cycle: load B data to TEMP_REGISTER 5th cycle: select ALU operation for SBB 6th cycle: Load ALU output to Accumulator.

12. ADD immediate

Opcode: 0EH

HLO: ACC← ACC + immediate

MO: Cycle 4: Load PC to MAR

Cycle 5: Write RAM data to MDR ,Increment PC

Cycle 6: Load MDR to TEMP REGISTER

Cycle 7: Select ALU operation for ADD

Cycle 8: Load ALU output to Accumulator.

13. SUB immediate

Opcode: 10H

HLO: ACC← ACC - immediate MO: Cycle 4: Load PC to MAR

Cycle 5: Write RAM data to MDR ,Increment PC

Cycle 6: Load MDR data to TEMP REGISTER

Cycle 7: Select ALU operation for SUB

Cycle 8: Load ALU output to Accumulator.

Opcode: 11H

HLO: ACC not change, but flags will be changed according to (ACC-B)

MO:

4th cycle: load B to TEMP_REGISTER

5th cycle: select ALU operation for SUB (no load is needed to Accumulator)

15. RCR

Opcode: 12H

HLO: Acc \leftarrow Acc >> 1, Acc [MSB] \leftarrow C (Carry) ,C (Carry) \leftarrow Acc [LSB]

MO:

4th cycle: ACC to Temp

5th cycle: ACC + Temp + C to ACC

6th cycle: ACC to Temp

7th cycle: ACC + Temp + C to ACC

8th cycle: ACC to Temp

9th cycle: ACC + Temp + C to ACC

10th cycle: ACC to Temp

16. JZ address Opcode: 1AH

HLO: Jump to address when zero flag is 1. MO: If zero flag is 1,

4th cycle: load PC to MAR

5th cycle: load RAM data to MDR and PC+=1

6th cycle: load MDR to PC (if z = 1)

17. JG address

Opcode: 1BH

HLO: Jump to address when A>B MO: If zero flag is 0 and sign flag and

overflow have the same bit,

4th cycle: load PC to MAR

5th cycle: load RAM data to MDR and

PC+=1

6th cycle: load MDR data to PC (if z = 0 &&

(s == v))

18. PUSH

Opcode: 15H

HLO: STACK← ACC

MO: 4th cycle: Decrement SP and load accumulator to

MDR. 5th cycle: Load SP to MAR

6th cycle: Write MDR data to RAM location

19. POP

Opcode: 16H

HLO: ACC← STACK

MO:

4th cycle: load SP to MAR

5th cycle: load RAM value to MDR

6th cycle: increment SP and load MDR to Accumulator

20. CALL address

Opcode: 17H

HLO: Calls a subroutine(at the specified address) unconditionally.

- i) Save next_instruction address to stack
- ii) Jump to the operand address

MO:

4th cycle: Load PC to MAR

5th cycle: Write RAM data to MDR and increment PC

6th cycle: Load MDR data to TEMP_REGISTER and decrement SP

7th cycle: Load SP to MAR

8th cycle: Load PC to MDR

9th cycle: Write MDR data to RAM

10th cycle: Load TEMP REGISTER to PC

21. RET

Opcode: 18H

HLO: Returns from current subroutine to the caller unconditionally. MO:

4th cycle: Load SP to MAR

5th cycle: Write RAM data to MDR

6th cycle: Load MDR to PC and Increment SP

22. JMP address Opcode:

09H

HLO: Jumps unconditionally to address. MO:

4th cycle: Load PC to MAR

5th cycle: Write RAM data to MDR, increment PC 6th cycle:

Load MDR to PC

23. HLT

Opcode: 0FH

HLO: Halts execution.

MO: 4th cycle: activate halt pin to stop the clock.

24. NOP Opcode: 08H

MO:

4th cycle: Nothing else to do, return to the start of fetch cycle.

25. RCL

Opcode: 06H

HLO: Acc \leftarrow Acc >> 1, Acc [MSB] \leftarrow C (Carry) ,C (Carry) \leftarrow Acc [LSB]

MO:

4th cycle: ACC to Temp

5th cycle: ACC + Temp + C to ACC

26. DEC

Opcode: 19H

HLO: Acc \leftarrow Acc -1.

MO:

4th cycle: Acc − 1 to Acc

27. OR B

Opcode: 13H

HLO: $Acc \leftarrow Acc \mid B$

MO:

4th cycle: Load PC to MAR

5th cycle: Write RAM to MDR, increment

PC 6th cycle: Load MDR to MAR

7th cycle: Write RAM to MDR

8th cycle: Load MDR to TEMP_REGISTER

9th cycle: SELECT ALU operation OR and Load ALU output to Accumulator

27. AND immediate

Opcode: 14H

HLO: ACC←

ACC.immediate

value MO:

4th cycle: load PC value to MAR

5th cycle: RAM to MDR and PC = PC + 1

6th cycle: MDR to Temp

7th cycle: Acc &Temp to Acc

Explanation of all control signals:

Cycle Description:

				T-							
Macro-Instr	Op-C	Description	Total	St	Micro-Operati	Active			COI	V	
uction	ode		T-States	at	on						
				е							
				T1	MAR ← PC	LM_BAR, EP_BAR,	10	18	FF	DF	0
						, _ ,					
					PC← PC+1,	CP, LDR_BAR,					
ALL	-	Fetch	4	T2	MDR ←		10	18	FF	CE	98
						R_BAR, EM_BAR					
					RAM[MAR]						
					10 001[100 01]						
				Т3	IR ← MDR	EDB_BAR,	10	18	FF	9В	C8
						LIR_BAR					
					1045 (15	1015	4.0	4.0		D.F.	64
				T4	LOAD from IR	LOAD	10	18	FF	DF	CA
				T5	MAR ← PC	LM_BAR, EP_BAR,	10	18	FF	DF	0
					PC← PC+1,	CP, LDR_BAR,					
				Т6	MDR ←		10	18	FF	CE	98
_						R_BAR, EM_BAR					

					RAM[MAR]						
LDA		ACC ←									
	00H		9			LM_BAR,				D	
address		RAM[address]									
				T7	MAR ← MDR	EDB_BAR,	10	18	FF		8
										В	
				Т8	MDR ←	LDR_BAR, R_BAR,	10	18	FF	CE	88
					RAM[MAR]	EM_BAR					
				Т9	ACC ← MDR	LA_BAR,	10	18	FE	D	C 9
						EDB_BAR, RESET				В	
		l laka									60
HALT	OFH	Halts execution	5	T5	HALT	HLT	50	18	FF	DF	C8
		execution									
IN	02H	ACC ←	5	T5	ACC ←	LA_BAR, EIN_BAR,	10	18	FE	5F	C 9
		input_port			input_port	RESET					
				T5	MAR ← PC	LM_BAR, EP_BAR,	10	18	FF	DF	0
					PC← PC+1,	CP, LDR_BAR,					
				Т6	MDR ←	· <u>-</u> /	10	18	FF	CE	98
						R_BAR, EM_BAR					
					D.A						
					RAM[MAR]						
						LM_BAR,				D	

	<u> </u>		T	I						Ī
			T7	MAR ← MDR	EDB_BAR,	10	18	FF		8
	RAM[address]								В	
01H		9								
	← ACC									
					I DR BAR					
					EDIT_D/ III,					
				MDP , ACC						
			T8	WIDR ← ACC	_	10	18	FD	EF	88
					MEM_BUS,					
			_							
			Т9	RAM[MAR] ←	EDR BAR,	09	63	98	07	F2
				MDR						
03H	output_port	5	T5	output_port	LO_BAR, EA_BAR,	10	18	ED	DF	C 9
	← ACC			← ACC	RESET					
0.411	D (100			D (100	LD DAD 54 DAD	10	10	50	D =	
04H	B ← ACC	5	15	B ← ACC		10	18	F9	DF	C9
					KESET					
05H	ACC ← B	5	T5	ΔCC ← B	IA RAR FR RAR	10	18	F6	DF	C9
0311	Acc \ B	5	1.5	ACC (B		10	10		<u> </u>	CJ
			T5	TEMP ← ACC	LT_BAR, EA_BAR	8	В7	98	07	F2
					-					
06H	ACC<<1+CF	7	Т6	TEMP + C	n0,S0	D	55	98	07	F2
			+							
			T7	NOP		ററ	E 7	DО	07	EO
+			+ / -	INOF		03	/	סט	07	4
			1		I LOCI					
			T5	MAR ← PC	LM BAR, EP BAR.	10	18	FF	DF	0
					EM BAR					
	03H	01H	01H ← ACC ← ACC 03H output_port 5 ← ACC 04H B ← ACC 5 05H ACC ← B 5	01H	RAM[address] 9 01H 9 ← ACC 1 T8 MDR ← ACC T9 RAM[MAR] ← MDR MDR 03H output_port 5 T5 output_port ← ACC ← ACC 05H ACC ← B 5 T5 ACC ← B T5 TEMP ← ACC ACC ← ACC + ACC ← ACC +	RAM[address] 01H 9 LDR_BAR, T8 MDR ← ACC EA_BAR, MEM_BUS, T9 RAM[MAR] ← EDR_BAR, EM_BAR,W_BAR, MDR SH_BAR,W_BAR, MDR 03H Output_port 5 T5 Output_port LO_BAR, EA_BAR, ← ACC RESET 04H B ← ACC 5 T5 B ← ACC LB_BAR, EA_BAR, RESET 05H ACC ← B 5 T5 ACC ← B LA_BAR, EA_BAR, RESET T5 TEMP ← ACC LT_BAR, EA_BAR ACC ← ACC + LF_BAR, LA_BAR, CI O6H ACC<<1+CF 7 T6 TEMP + C NO, SO T7 NOP RESET T5 MAR ← PC LM_BAR, EP_BAR,	RAM[address] 9	RAM[address] 9	RAM[address] 9	RAM[address] 9

MOV ACC,		ACC ←			PC← PC+1,	CP, LDR_BAR,					
,	07H		7	Т6		' - '	10	18	FF	CE	98
immediate		immediate				R_BAR, EM_BAR					
					RAM[MAR]						
				T7	$ACC \leftarrow MDR$	LA_BAR,	10	18	FE	D	C 9
						EDB_BAR, RESET				В	
NOP	08H	No Operation	5	T5	NOP	NOP, RESET	10	18	FF	DF	C 9
				T5	$MAR \leftarrow PC$	LM_BAR, EP_BAR,	10	18	FF	DF	0
						EM_BAR					
					PC← PC+1,	CP, LDR_BAR,					
				Т6	MDR ←		10	18	FF	CE	98
JMP		Jump to the				R_BAR, EM_BAR					
	09H		8								
address		address			RAM[MAR]						
				T7		LP, EDB_BAR	10	18	FF	D	CC
					$PC \leftarrow MDR$					В	
				Т8		CP, LP, RESET	10	18	FF	DF	D
											D
				T5	TEMP ← B	LT_BAR, EB_BAR,	14	98	В7	DF	C8
						S3, S0					
		$ACC \leftarrow ACC +$									
ADD B	0AH		7	Т6		S3, S0	14	98	FF	DF	C8
		В									
				\perp	$ACC \leftarrow ACC +$			<u> </u>	lacksquare	ļ	
				\perp		LA_BAR, EU_BAR,		<u> </u>	lacksquare	ļ	
				\perp	TEMP					<u> </u>	
				Т7		S3, S0, LF_BAR,	4	90	FE	DF	C9
							<u> </u>	<u> </u>	<u> </u>		
	<u> </u>	<u> </u>	<u> </u>			RESET			L		

										Ī
			TE	TEMD \leftarrow D	IT DAD ED DAD	1 /	DO	D 7	DE	Co
			13	I EIVIP ← B		14	БО	D/	DΓ	Co
	^CC ← ^CC +				33, 30, CINO					
OPH	ACC ← ACC +	7	т6		SS SO CINIO	1 /	DO	CC	DE	Co
ОВП	D . C	/	10	-	35, 30, CINU	14	DO	ГГ	DΓ	Co
	B + C			ACC / ACC .						
				ACC ←ACC +	LA DAD ELL DAD					
					LA_BAR, EU_BAR,					
				TENAD : C						
				TEMP + C	62.62.61819				D.F.	60
			17		\$3, \$0, CINO,	4	BO	ͰĿ	DΕ	C9
					LF_BAR, RESET					
			Т5	TEMP ← B		13	58	В7	DF	C8
					S2, S1, CIN1					
0CH	$ACC \leftarrow ACC - B$	7	Т6		S2, S1, CIN1	13	58	FF	DF	C8
				ACC ← ACC -						
					LA_BAR, EU_BAR,					
				TEMP						
			T7		S2, S1, CIN1,	3	50	FE	DF	C 9
					LF_BAR, RESET					
			T5	TEMP \leftarrow B	LT_BAR, EB_BAR,	13	78	В7	DF	C8
					S2, S1, CIN1, CIN0					
	ACC ← ACC - B									
0DH		7	Т6		S2, S1, CIN1, CIN0	13	78	FF	DF	C8
	- BO									
				ACC←ACC -						
				TEMP - BO	LA BAR, EU BAR,					
			T7			3	70	FE	DF	C 9
		1								
			T5	MAR ← PC	LM BAR. EP BAR.	10	18	FF	DF	0
+			+			F	F	H	F	
					EM BAR					
	OCH ODH	B + C OCH ACC ← ACC - B ACC ← ACC - B ODH	OBH 7 B+C OCH ACC ← ACC - B 7 ACC ← ACC - B ODH 7	ACC ← ACC + OBH B + C T7 T6 B + C T7 T7 T7 T6 ACC ← ACC - B 7 T7 T7 T7 T7 T7 T7 T7 T7 T7	OBH	S3, S0, CIN0 ACC ← ACC + OBH 7 T6 S3, S0, CIN0 B + C ACC ← ACC + LA_BAR, EU_BAR, TEMP + C T7 S3, S0, CIN0, LF_BAR, RESET T5 TEMP ← B LT_BAR, EB_BAR, S2, S1, CIN1 OCH ACC ← ACC - B ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, TEMP T7 S2, S1, CIN1, LF_BAR, RESET T5 TEMP ← B LT_BAR, EB_BAR, S2, S1, CIN1, ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, CIN0 ACC ← ACC - B ODH 7 T6 S2, S1, CIN1, CIN0 ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, S2, S1, CIN1, CIN0 ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, S2, S1, CIN1, CIN0 ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, S2, S1, CIN1, CIN0 LF_BAR, ESET	S3, S0, CINO ACC ← ACC + OBH 7 T6 S3, S0, CINO 14 B+C ACC ← ACC + LA_BAR, EU_BAR, TEMP + C T7 S3, S0, CINO 4 LF_BAR, RESET T5 TEMP ← B LT_BAR, EB_BAR, 13 S2, S1, CIN1 OCH ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, TEMP T7 S2, S1, CIN1, TEMP ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, ACC ← ACC - ACC ← ACC - ACC ← ACC - ACC ← ACC - TEMP ← B LT_BAR, EB_BAR, TEMP ACC ← ACC - LA_BAR, EU_BAR, TEMP ACC ← ACC - TEMP ← B LT_BAR, ESET T5 TEMP ← B ACC ← ACC - ACC ← ACC - TEMP - B ACC ← ACC - TEMP - BO ACC ← ACC - TEMP - BO ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, T7 S2, S1, CIN1, CINO, ACC ← ACC - TEMP - BO LA_BAR, EU_BAR, TY	S3, S0, CINO ACC ← ACC + 0BH 7 T6 S3, S0, CINO 14 B8 B + C ACC ← ACC + LA_BAR, EU_BAR, TEMP + C T7 S3, S0, CINO, 4 B0 LF_BAR, RESET T5 TEMP ← B LT_BAR, EB_BAR, 13 58 S2, S1, CIN1 13 58 ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, 3 50 LF_BAR, RESET T5 TEMP ← B LT_BAR, ESET ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, 3 50 LF_BAR, RESET ACC ← ACC - B T5 TEMP ← B LT_BAR, ESET ACC ← ACC - B TEMP ← B ACC ← ACC - B A	S3, S0, CINO ACC ← ACC + OBH 7 T6 S3, S0, CINO 14 B8 FF B + C ACC ← ACC + LA_BAR, EU_BAR, TEMP + C S3, S0, CINO, 4 B0 FE LF_BAR, RESET T5 TEMP ← B ACC ← ACC - LA_BAR, EU_BAR, S2, S1, CIN1 OCH ACC ← ACC - LA_BAR, EU_BAR, TEMP ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1, 3 50 FE LF_BAR, RESET T5 TEMP ← B LT_BAR, EB_BAR, LF_BAR, EU_BAR, TEMP ACC ← ACC - LA_BAR, EU_BAR, TEMP S2, S1, CIN1, 3 50 FE CACC ← ACC - B ACC ← ACC - C ACC ← A	S3, S0, CINO ACC ← ACC + OBH B + C ACC ← ACC + LA_BAR, EU_BAR, TEMP + C T7 S3, S0, CINO 4 B0 FE DF LF_BAR, RESET T5 TEMP ← B LT_BAR, EB_BAR, 13 58 B7 DF S2, S1, CIN1 OCH ACC ← ACC - LA_BAR, EU_BAR, TEMP ACC ← ACC - LA_BAR, EU_BAR, TEMP T7 S2, S1, CIN1 T5 TEMP T7 S2, S1, CIN1, 3 50 FE DF LF_BAR, RESET ACC ← ACC - LA_BAR, EB_BAR, 13 78 B7 DF S2, S1, CIN1, CINO ACC ← ACC - B ACC

					PC← PC+1,	CP, LDR_BAR,					
ADD	0EH	ACC ← ACC +	9	Т6	MDR ←		10	18	FF	CE	98
immediate		immediate				R_BAR, EM_BAR					
					RAM[MAR]						
				T7	TEMP ← MDR	LT BAR,	14	98	BF	D	C8
						EDB_BAR, S3, S0				В	
				Т8		S3, S0	14	98	FF	DF	C8
					ACC ← ACC +						
					TEMP	LA_BAR, EU_BAR,					
				Т9		S3, S0, LF_BAR,	4	90	FE	DF	C 9
						RESET					
				T5	MAR ← PC	LM_BAR, EP_BAR,	10	18	FF	DF	0
					PC← PC+1,	CP, LDR_BAR,					
				Т6	MDR ←		10	18	FF	CE	98
						R_BAR, EM_BAR					
					RAM[MAR]						
SBB	10H	ACC ← ACC -	10								
RAM[addre		RAM[address]-				EDB_BAR,LM_BA					
ss]		Borrow		T7	MAR← MDR	R					
				Т8		LDR_BAR,					
					MDR←						
					RAM[MAR]	R_BAR, EM_BAR	09	55	98	07	F2
					TEMP←						
				Т9	MDR	EDB_BAR,LT_BAR	09	F6	98	07	72

		T		I	<u> </u>		I	l	l		ı
		1		-4							-
				T1	A C C / A C C	IA DAD ELL DAD					
				0	ACC←ACC -		_	70		D.F.	60
						S2, S1, CIN1, CIN0,	3	70	ͰĿ	DF	C9
					TEMP - BO	LF_BAR, RESET					
				T5	TEMP ← B	LT_BAR, EB_BAR,	13	58	В7	DF	C8
						S2, S1, CIN1					
CMP B	11H	ACC - B	7								
				T6		S2, S1, CIN1	13	58	FF	DF	C8
					ACC - TEMP						
				T7		S2, S1, CIN1,	3	58	FF	DF	C 9
						LF_BAR, RESET					
						_ ,					
						LA_BAR, EU_BAR,					
				T5	ACC ← ACC-1		09	F7	94	F1	F2
					·	, , , ,					
DEC	19H	ACC ← ACC -1	6								
<u> </u>	2311	7.00 \ 7.00 1			NOP						
					1101						
				Т6		RESET	ΩΩ	F7	DΩ	07	E2
		+		10		INLOLI	03	1 /	ьо	07	_
		+									
					T (D	LT DAD 50 DAD	00		00	07	22
				15	Temp← B	LT_BAR, EB_BAR	09	F7	98	07	32
OR		ACC ← ACC									
	13H		6								
В		В									
						EU_BAR,LA_BAR,					
				Т6	$ACC \leftarrow ACC \mid$		09	F8	90	7F	F2
					Temp	S1, S2, S3, M					
		1	1	1							
		ACC ← ACC &									
		B		Ης.	MAR ← PC	LT_BAR, EB_BAR	Q	В7	QΩ	07	F2

AND											
immediate	14H		8								
					PC++,MDR ←						
				Т6	RAM[MAR]	LA_BAR, EU_BAR,	D	55	98	07	F2
						M, S3, S0, RESET					
					1400 / TENAD	ET_BAR,LDR_BAR,					
					MDR ← TEMP			-	00	0.7	72
				T7			9	F6	98	07	/2
					100 (100 0						
						EU_BAR, LA_BAR,					
					TEMP	S0, S1, S3,M		f7	00	DD	гэ
				T8			9	17	90	DB	۲Z
			+								
			+		SP ← SP - 1,	DC IDD DAD					
		1			3P ← 3P - 1,	DS, LDR_BAR,	10	10	ED	ГГ	00
				T5		EA_BAR,	10	19	Fυ	EF	88
					14DD (166	NAENA DUG					
					MDR ← ACC	MEM_BUS,					
		-				EM_BAR					
				\perp			<u> </u>				
				Т6	MAR ← SP	LM_BAR, ES_BAR,	10	18	7F	DF	8
						EM_BAR					
PUSH	15H	$RAM[SP] \leftarrow$	10	T7		EDR_BAR,	10	18	FF	D7	88
		ACC				EM_BAR					
						W_BAR,					
				Т8			10	18	FF	D5	88

		1			D 4 1 4 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	ENA DAD			l		
					RAM[MAR] ←	FINI_RAK					
									-		
		1			MDR				<u> </u>		
				Т9		EDR_BAR,	10	18	FF	D7	88
						EM_BAR					
				T1		R_BAR, RESET,	10	18	FF	DE	89
				0		EM_BAR					
				T5	$MAR \leftarrow SP$	LM_BAR, ES_BAR,	10	18	7F	DF	8
POP	16H	ACC ←	7			EM_BAR					
						_					
		RAM[SP]									
				Т6	MDR ←	LDR_BAR, R_BAR,	10	18	FF	CF	88
		†			RAM[MAR]	EM_BAR					
					NAME OF THE PROPERTY OF THE PR	LIVI_DAIN					
					ACC ← MDR,	LA_BAR,				D	
		+		T7	ACC — IVIDA,		10	1A	ГГ	 	<u></u>
				T7		EDB_BAR, IS,	10	IA	FE		C9
		+			SD (SD 4						
		1			$SP \leftarrow SP + 1$					В	
						RESET			<u> </u>		
				T5	MAR ← PC	LM_BAR, EP_BAR,	10	18	FF	DF	0
					PC← PC+1,	CP, LDR_BAR,					
				Т6	MDR ←		10	18	FF	CE	98
						R_BAR, EM_BAR					
					RAM[MAR]				1		
								T	T		
				T7	TEMP ← MDR,	IT BAR	10	19	RF	D	C8
		†		- 		1	<u> </u>		Ť	Ť	
					SP ← SP - 1	EDB_BAR, DS	\vdash	\vdash	\vdash	В	-
					DI / DF - T	LDD_DAN, D3		\vdash	\vdash	D	
									-		
		+			N4AD (CD	LAA DAD EC DAD	10	4.0	7-	D-	40
				118	MAR ← SP	LM_BAR, ES_BAR	ΤÛ	īχ	/ F	DΕ	48

CALL		Calls a				LDR BAR,					
	17H		14	Т9	MDR ← PC	EP BAR,	10	18	FF	EF	C0
address		subroutine			, -	/					
						MEM BUS					
				T1		EDR_BAR,	10	18	FF	D7	88
				0		EM BAR					
					RAM[MAR] ←	-					
						W_BAR,					
				T1		EDR BAR,	10	18	FF	D5	88
				1	MDR	EM BAR					
						_					
				T1		EDR_BAR,	10	18	FF	D7	88
				2		EM BAR					
						_					
				T1		LP, ET_BAR	10	18	DF	DF	CC
				3	PC ← TEMP	, <u>–</u>					
				T1		CP, LP, RESET	10	18	FF	DF	D
				4							D
				T5	MAR ← SP	LM_BAR, ES_BAR	10	18	7F	DF	48
				Т6	MDR ←	LDR_BAR, R_BAR,	10	18	FF	CE	88
		Returns from			RAM[MAR]	EM_BAR					
						_					
RET	18H	current	8								
				T7		LP, EDB_BAR, IS	10	1A	FF	D	CC
		subroutine			$PC \leftarrow MDR$,	_					
										В	
					$SP \leftarrow SP + 1$						
				Т8		CP, LP, RESET	10	18	FF	DF	D
											D
		ACC ←									
		ACC>>1(with									
RCR	12H	carry	12	T5	TEMP ← ACC	EA_BAR, LT_BAR	09	F7	88	07	72

		T	1	ı	T		1	ı	1	ı	1
					ACC ←						
					ACC+TEMP+C	LA_BAR,EU_BAR,					
				Т6		LF_BAR, Cin0, S0	09	F7	92	81	F2
					TEMP ← ACC	EA_BAR, LT_BAR					
				T7	, , , ,		09	F7	88	07	72
					ACC ←	LA BAR,EU BAR,	03			, 	
						LF BAR, CinO, SO					
				Т8	ACCITEIVIFIC	_ :	Λα	E 7	92	Q 1	E2
	1			10			US	1 /	32	01	1 2
					TENAD (100	EA_BAR, LT_BAR	00				
				19	TEMP ← ACC	+	09	F/	88	07	/2
						LA_BAR,EU_BAR,					
				T1	ACC+TEMP+C	LF_BAR, Cin0, S0					
				0			09	F7	92	81	F2
				T1		EA_BAR, LT_BAR					
				1	TEMP ← ACC		09	F7	88	07	72
					ACC ←	LA BAR,EU BAR,					
				Т1		LF_BAR, Cin0, S0					
				2			09	F7	92	81	F2
					MAR ← PC	LM_BAR, EP_BAR,	•	1	1	+	
					1017.11. (1 C	EM BAR	00	, D	50	,	-
						LIVI_DAIN					
					DO (DO	60 100 040					
					PC← PC++,	CP, LDR_BAR,					
				Т6	MDR ←		0D	55	98	07	F2
						R_BAR, EM_BAR					
		Jump if									
		ZERO=1									
JZ address	1AH		8		RAM[MAR]						
	+				 		-	1	-	1	
	1	1			+	+		1	 	1	
	1					ID 500 015	C 1	F 6	0.0	<u> </u>	F.2
	<u> </u>			T7		LP, EDB_BAR	UΑ	F6	98	υ7	F2
					$PC \leftarrow MDR$			<u> </u>	<u> </u>	ļ	
				Т8		CP, LP, RESET	OF	F7	В8	07	F2
		1		T5	MAR ← PC	LM_BAR, EP_BAR,	n۶	R7	98	07	F2
				- -		<i>D.</i> , E1 _ <i>DE</i> ,	-	5,	70	,	
	1	1			+			1		1	
					<u> </u>						

					PC← PC+1,	CP, LDR_BAR,					
				Т6	MDR ←		0D	55	98	07	F2
						R_BAR, EM_BAR					
		Jump if									
JG address	1BH		8		RAM[MAR]						
		greater									
				T7		LP, EDB_BAR	0A	F6	98	07	F2
					$PC \leftarrow MDR$						
				T8		CP, LP, RESET	0F	F7	В8	07	F2

How to Write and Execute a program in this computer:

Writing:

Writing a program for this computer can be done in two steps,

- i) Writing in mnemonics form of instructions.
- ii) Converting the mnemonic form to hex code. This is done by merging the hex op code of the instruction and the hex value of the operand(address or immediate value, if exist

Each instruction will become a hex value representing 1 or 2 bytes of information, given whether they use address or immediate value operands or not.

Next, we arrange the hex values in a BIN file line by line such that each line has a two digit hex code(1 byte).

Each program must be terminated with the HALT instruction. Which has the hex opcode, F.

To denote the end of the program file, we use a special value of FF, we put this value at the last line of the program BIN file.

A sample program:

Mnemonic form: IN STA F3 LDA F3 HLT

Hex code formulation:

IN has opcode 2

STA has opcode 1

LDA has opcode 0,

So the program becomes,

02 01

F3

00

F3

0F

We store these hex codes in a BIN file. We add, FF at the final line to denote end of FILE.

We load this BIN file in the program ROM. When the PC starts, during the boot loader phase, each of these instructions from the program ROM is loaded into the RAM, afterwards during the fetch cycle, OP is fetched from the RAM and it is eventually sent to the instruction register and the execution phase starts

IC used with Count:

IC Number	IC Name	Number of ICs used
74LS173	4 bit D-type register with 3	14

74LS02	NOR gate	8
74LS04	NOT gate	4
AND_4	4 input AND gate	2
AND_3	3 input AND gate	4
74LS32	OR gate	4
74LS181	4 bit Arithmetic Logic Unit	1
74LS08	Quad 2-input AND gate	11
2732	EPROM	8
COUNTER_4	4 bit binary up/down counter	1
6116	CMOS Static RAM 16K(2K * 8 bit)	1
74HC21	Dual 4 input AND gate	2
	BUFFER	1
	state output	
74LS244	Octal 3 state buffer	35
74LS157	Quad 2-input Multiplexer	5
COUNTER_8	8 bit Binary up/down counter	4
74153	Dual Line Multiplexer	1
74LS386	Quad 2-input Exclusive OR gate	1
·	•	•

Discussion:

We have completed implementing the simplified 4-bit PC with 28 instructions. This particular assignment from the Digital System Design lab has taught us in depth about the execution sequences of a computer in general.

During the development of the 4-bit PC, we have encountered some difficulties. Such as, we had made an assumption that given a valid address at ROM or RAM, we immediately get the content, which doesn't reflect reality. There is an invalid period during which even though there is a valid address at address line, we do not get the valid data at that address.

Another problem we faced was during working with memory write operation, by going through a lot of trial and error, we realized that, we need to provide valid data to RAM for three consecutive clock cycles, during which we give logic_high, logic_low, logic_high to the W_BAR signal for a successful write operation.

We faced problems with data contention while establishing communication between two components only to realize that if we contain the register value in buffers and do not pass it to BUS when it's not necessary, we will not have contention.

We have faced race conditions while implementing the ALU circuit, which was resolved using latches.

We have constructed the flag register in such a way that, its value remains unaffected during logical operations.

We have labeled the connecting wires so that one can easily identify flow of data through the circuit.