



FIFO PROJECT

FIFO_UVM Environment

NAME:SARA MAHMOUD ABDELWAHAB

Table of Contents

| | |
|---|----|
| CODE | 3 |
| FIFO TOP | 3 |
| FIFO TEST | 3 |
| FIFO SEQUENCES | 4 |
| FIFO Environment | 6 |
| FIFO SCOREBOARD | 8 |
| FIFO AGENT | 9 |
| FIFO SEQUENCER | 9 |
| FIFO SEQUENCE ITEM | 10 |
| FIFO MONITOR | 10 |
| FIFO DRIVER | 11 |
| FIFO CONFIGURATION | 11 |
| FIFO INTERFACE | 11 |
| FIFO DESIGN | 12 |
| FIFO SVA | 13 |
| FIFO VERIFICATION PLAN | 14 |
| DO & SOURCE FILES | 14 |
| BUG REPORT | 15 |
| COVERAGE REPORT | 15 |
| CODE COVERAGE | 15 |
| FUNCTIONAL COVERAGE | 16 |
| ASSERTIONS COVERAGE | 17 |
| SIMULATION RESULTS | 18 |
| Overview of the UVM Testbench for FIFO Verification | 19 |
| 1. Top Module Integration | 20 |
| 2. Configuration Setup | 20 |
| 3. Driving the Interface | 20 |
| 4. Generating Sequences | 20 |
| 5. Monitoring DUT Behavior | 20 |
| 6. Coverage Collection | 20 |

| | |
|---|----|
| 7. Scoreboarding and Output Analysis | 21 |
| 8. Assertions for Property Verification..... | 21 |
| 9. Agent in the Environment..... | 21 |
| 10. Environment and Agent Coordination..... | 21 |
| 11. Test Execution and Reporting..... | 21 |
| SystemVerilog Assertions for FIFO Functionality | 22 |

FIFO_UVM PROJECT

CODE

FIFO TOP

```
1  module FIFO_top ();
2      import uvm_pkg::*;
3      `include "uvm_macros.svh"
4      import FIFO_TEST_pkg::*;
5
6      bit clk;
7      initial
8      begin
9          clk=0;
10         forever
11         begin
12             #1 clk=~clk;
13         end
14     end
15     FIFO_interface FIFO_if(clk);
16     FIFO_dut(FIFO_if);
17     bind FIFO_FIFO_SVA FIFO_SVA_IF(FIFO_if);
18     initial
19     begin
20         uvm_config_db#(virtual FIFO_interface)::set(null,"uvm_test_top","FIFO_interface",FIFO_if);
21         run_test("FIFO_test");
22     end
23
24 endmodule : FIFO_top
```

FIFO TEST

```
1  package FIFO_TEST_pkg;
2      import uvm_pkg::*;
3      import FIFO_ENV_pkg::*;
4      import FIFO_config_pkg::*;
5      import FIFO_sequences::*;
6      `include "uvm_macros.svh"
7      class FIFO_test extends uvm_test;
8      `uvm_component_utils(FIFO_test)
9      function new(string name="FIFO_test", uvm_component parent =null);
10         super.new(name,parent);
11     endfunction : new
12     FIFO_Env env;
13     FIFO_config_obj FIFO_config_obj_test;
14     FIFO_reset reset_seq;
15     FIFO_main_write write_seq;
16     FIFO_main_read read_seq;
17     FIFO_main_wr wr_seq;
18
19     function void build_phase(uvm_phase phase);
20         super.build_phase(phase);
21         env=FIFO_Env::type_id::create("env",this);
22         FIFO_config_obj_test=FIFO_config_obj::type_id::create("FIFO_config_obj_test",this);
23         reset_seq=FIFO_reset::type_id::create("reset_seq",this);
24         write_seq=FIFO_main_write::type_id::create("write_seq",this);
25         read_seq=FIFO_main_read::type_id::create("read_seq",this);
26         wr_seq=FIFO_main_wr::type_id::create("wr_seq",this);
27         if(!uvm_config_db#(virtual FIFO_interface)::get(this,"","FIFO_interface",FIFO_config_obj_test.FIFO_config_vif))
28             `uvm_error("build_phase","Test - Unable to get the virtual interface of the shift reg from the uvm_config_db");
29
30         uvm_config_db #(FIFO_config_obj)::set(this,"*", "FIFO_test_vif", FIFO_config_obj_test);
31     endfunction
32     task run_phase(uvm_phase phase);
33         super.run_phase(phase);
34         phase.raise_objection(this);
35         `uvm_info("run_phase","Reset asserted.",UVM_LOW);
36         reset_seq.start(env.agt.sqr);
37         `uvm_info("run_phase","Reset deasserted.",UVM_LOW);
38
39         `uvm_info("run_phase","stimulus generation started.",UVM_LOW);
40         write_seq.start(env.agt.sqr);
41         `uvm_info("run_phase","Reset stimulus generation Ended.",UVM_LOW);
42         // phase.drop_objection(this);
43
44         `uvm_info("run_phase","stimulus generation started.",UVM_LOW);
45         read_seq.start(env.agt.sqr);
46         `uvm_info("run_phase","Reset stimulus generation Ended.",UVM_LOW);
47         // phase.drop_objection(this);
48
49         `uvm_info("run_phase","stimulus generation started.",UVM_LOW);
50         wr_seq.start(env.agt.sqr);
51         `uvm_info("run_phase","Reset stimulus generation Ended.",UVM_LOW);
52         phase.drop_objection(this);
53     endtask : run_phase
54     endclass : FIFO_test
55 endpackage : FIFO_TEST_pkg
```

FIFO SEQUENCES

```
1  package FIFO_sequences;
2  import uvm_pkg::*;
3  import FIFO_seq_item_pkg::*;
4  import FIFO_sequencer_pkg::*;
5  import shared_pkg::*;
6  `include "uvm_macros.svh"
7  class FIFO_reset extends uvm_sequence #(FIFO_seq_item);
8  `uvm_object_utils(FIFO_reset);
9  FIFO_seq_item seq_item_reset;
10 function new(string name = "FIFO_reset");
11     super.new(name);
12 endfunction : new
13 task body();
14     seq_item_reset = FIFO_seq_item::type_id::create("seq_item_reset");
15     start_item(seq_item_reset);
16     seq_item_reset.data_in=0;
17     seq_item_reset.rst_n=0;
18     seq_item_reset.rd_en=0;
19     seq_item_reset.wr_en=0;
20     finish_item(seq_item_reset);
21 endtask : body
22 endclass : FIFO_reset
23
24
25 class FIFO_main_write extends uvm_sequence #(FIFO_seq_item);
26 `uvm_object_utils(FIFO_main_write);
27     FIFO_seq_item write_seq;
28
29 function new(string name = "FIFO_main_write");
30     super.new(name);
31 endfunction : new
32
33 task body();
34     repeat(1000) begin
35         write_seq = FIFO_seq_item::type_id::create("write_seq");
36         start_item(write_seq);
37         // Randomize with rd_en fixed to 0
38         write_seq.randomize() with { write_seq.rd_en == 0; write_seq.wr_en==1;};
39         finish_item(write_seq);
40     end
41
42 endtask : body
43
44 endclass : FIFO_main_write
45
```

```

23 class FIFO_main_write extends uvm_sequence #(FIFO_seq_item);
24   `uvm_object_utils(FIFO_main_write);
25   FIFO_seq_item write_seq;
26
27 function new(string name = "FIFO_main_write");
28   super.new(name);
29 endfunction : new
30
31 task body();
32   repeat(1000) begin
33     write_seq = FIFO_seq_item::type_id::create("write_seq");
34     start_item(write_seq);
35     write_seq.randomize() with { write_seq.rd_en == 0; write_seq.wr_en==1;};
36     finish_item(write_seq);
37   end
38 endtask : body
39 endclass : FIFO_main_write
40 class FIFO_main_read extends uvm_sequence #(FIFO_seq_item);
41   `uvm_object_utils(FIFO_main_read);
42   FIFO_seq_item seq_item_main;
43   FIFO_seq_item read_seq;
44 function new(string name = "FIFO_main_read");
45   super.new(name);
46 endfunction : new
47 task body();
48   repeat(1000) begin
49     read_seq = FIFO_seq_item::type_id::create("read_seq");
50     start_item(read_seq);
51     read_seq.randomize() with { read_seq.rd_en == 1; read_seq.wr_en==0;};
52     finish_item(read_seq);
53   end
54 endtask : body
55 endclass : FIFO_main_read
56 class FIFO_main_wr extends uvm_sequence #(FIFO_seq_item);
57   `uvm_object_utils(FIFO_main_wr);
58   FIFO_seq_item seq_item_main;
59   FIFO_seq_item write_seq;
60   FIFO_seq_item read_seq;
61   FIFO_seq_item wr_seq;
62 function new(string name = "FIFO_main_wr");
63   super.new(name);
64 endfunction : new
65 task body();
66   repeat(1000) begin
67     wr_seq = FIFO_seq_item::type_id::create("wr_seq");
68     start_item(wr_seq);
69     assert(wr_seq.randomize());
70     finish_item(wr_seq);
71   end
72 endtask : body
73 endclass : FIFO_main_wr
74 endpackage : FIFO_sequences

```

FIFO Environment

```
1 package FIFO_ENV_pkg;
2 import uvm_pkg::*;
3 import FIFO_driver_pkg::*;
4 import FIFO_sequencer_pkg::*;
5 import FIFO_agent_pkg::*;
6 import FIFO_scoreboard_pkg::*;
7 import FIFO_coverage_pkg::*;
8
9
10 `include "uvm_macros.svh"
11
12 class FIFO_Env extends uvm_env;
13     `uvm_component_utils(FIFO_Env);
14
15     FIFO_driver driver;
16     FIFO_sequencer FIFO_sqr;
17     FIFO_agent agt;
18     FIFO_coverage cov;
19     FIFO_scoreboard sb;
20
21
22     function new(string name="FIFO_Env", uvm_component parent =null);
23         super.new(name,parent);
24
25     endfunction : new
26
27     function void build_phase(uvm_phase phase);
28
29         super.build_phase(phase);
30         agt=FIFO_agent::type_id::create("agt",this);
31         cov=FIFO_coverage::type_id::create("cov",this);
32         sb=FIFO_scoreboard::type_id::create("sb",this);
33     endfunction : build_phase
34
35     function void connect_phase(uvm_phase phase) ;
36         super.connect_phase(phase);
37         //driver.seq_item_port.connect(FIFO_sqr.seq_item_export);
38         agt.agt_ap.connect(sb.sb_export);
39         agt.agt_ap.connect(cov.cov_export);
40
41     endfunction
42
43
44 endclass : FIFO_Env
45
46
47 endpackage : FIFO_ENV_pkg
48
```

FIFO COVERAGE COLLECTOR

```
1 package FIFO_coverage_pkg;
2 import uvm_pkg::*;
3 import FIFO_driver_pkg::*;
4 import FIFO_seq_item_pkg::*;
5 import FIFO_sequencer_pkg::*;
6 import FIFO_config_pkg::*;
7 import FIFO_monitor_pkg::*;
8 import shared_pkg::*;
9
10 `include "uvm_macros.svh"
11
12 class FIFO_coverage extends uvm_component;
13     `uvm_component_utils(FIFO_coverage);
14     uvm_analysis_export #(FIFO_seq_item) cov_export;
15     uvm_tlm_analysis_fifo #(FIFO_seq_item) cov_fifo;
16     FIFO_seq_item seq_item_cov;
17
18     covergroup FIFO_coverage_gp ;
19         wr_ack:coverpoint seq_item_cov.wr_ack{
20             bins wr_ack_1={1};
21             bins wr_ack_0={0};
22         }
23         wr_en:coverpoint seq_item_cov.wr_en{
24             bins wr_en_1={1};
25             bins wr_en_0={0};
26         }
27         rd_en:coverpoint seq_item_cov.rd_en{
28             bins rd_en_1={1};
29             bins rd_en_0={0};
30         }
31         full:coverpoint seq_item_cov.full{
32             bins full_1={1};
33             bins full_0={0};
34         }
35         underflow:coverpoint seq_item_cov.underflow{
36             bins underflow_1={1};
37             bins underflow_0={0};
38         }
39         overflow:coverpoint seq_item_cov.overflow{
40             bins overflow_1={1};
41             bins overflow_0={0};
42         }
43     }
44
45     // Cross coverage of wr_en, rd_en, and all control signals
46     empty_cv:cross seq_item_cov.wr_en, seq_item_cov.rd_en, seq_item_cov.empty;
47     almostfull_cv:cross seq_item_cov.wr_en, seq_item_cov.rd_en, seq_item_cov.almostfull;
48     almostempty_cv:cross seq_item_cov.wr_en, seq_item_cov.rd_en, seq_item_cov.almostempty ;
49
50     wr_ack_cv: cross wr_en, rd_en, wr_ack {
51         ignore_bins wr_ack_cv_excl_0_1_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_1)&&binsof(wr_ack.wr_ack_1);
52         ignore_bins wr_ack_cv_excl_0_0_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_0)&&binsof(wr_ack.wr_ack_1);
53     }
54
55     overflow_cv: cross wr_en, rd_en, overflow {
56         ignore_bins overflow_cv_excl_0_1_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_1)&&binsof(overflow.overflow_1);
57         ignore_bins overflow_cv_excl_0_0_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_0)&&binsof(overflow.overflow_1);
58     }
59
60 endclass
61
62 endpackage
63
```



```

54
55
56
57
58
59
60
61
62
63
64
65
66
67
68
69
70
71
72
73
74
75
76
77
78
79
80
81
82
83
84
85
86
87
88
89
90
91
92
93
94

    full_cv: cross wr_en, rd_en, full {
        ignore_bins full_cv_excl_1_1_1 = binsof(wr_en.wr_en_1)&&binsof(rd_en.rd_en_1)&&binsof(full.full_1);
        ignore_bins full_cv_excl_0_1_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_1)&&binsof(full.full_1);
    }

    underflow_cv: cross wr_en, rd_en, underflow {
        ignore_bins underflow_cv_excl_1_0_1 = binsof(wr_en.wr_en_1)&&binsof(rd_en.rd_en_0)&&binsof(underflow.underflow_1);
        ignore_bins underflow_cv_excl_0_0_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_0)&&binsof(underflow.underflow_1);
    }

endgroup : FIFO_coverage_gp
function new(string name="FIFO_coverage_gp", uvm_component parent =null);
super.new(name,parent);
FIFO_coverage_gp=new();
endfunction : new

function void build_phase(uvm_phase phase);
super.build_phase(phase);
cov_export=new("cov_export",this);
cov_fifo=new("cov_fifo",this);
endfunction

function void connect_phase(uvm_phase phase) ;
super.connect_phase(phase);
cov_export.connect(cov_fifo.analysis_export);
endfunction

task run_phase(uvm_phase phase);
super.run_phase(phase);
forever
begin
    cov_fifo.get(seq_item_cov);
    FIFO_coverage_gp.sample();
end
endtask : run_phase

endclass : FIFO_coverage
endpackage : FIFO_coverage_pkg

```


FIFO SCOREBOARD

```
1 package FIFO_scoreboard_pkg;
2 import uvm_pkg::*;
3 import FIFO_driver_pkg::*;
4 import FIFO_seq_item_pkg::*;
5 import FIFO_sequencer_pkg::*;
6 import FIFO_config_pkg::*;
7 import FIFO_monitor_pkg::*;
8 import shared_pkg::*;
9 `include "uvm_macros.svh"
10 class FIFO_scoreboard extends uvm_scoreboard;
11     uvm_component_utils(FIFO_scoreboard)
12     uvm_analysis_export #(FIFO_seq_item) sb_export;
13     uvm_tlm_analysis_fifo #(FIFO_seq_item) sb_fifo;
14     FIFO_seq_item seq_item_sb;
15
16     Logic [FIFO_WIDTH-1:0] data_in_ref;
17     Logic rst_n_ref, wr_en_ref, rd_en_ref;
18     Logic [FIFO_WIDTH-1:0] data_out_ref;
19     Logic wr_ack_ref, overflow_ref;
20     Logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref, write_read;
21     reg [2:0] write_pointer=0;
22     reg [2:0] read_pointer=0;
23     integer fifo_count = 0;
24     reg [FIFO_WIDTH-1:0] mem_ref [FIFO_DEPTH-1:0];
25     function new(string name="FIFO_scoreboard", uvm_component parent=null);
26         super.new(name,parent);
27         this.write_pointer=0;
28         this.read_pointer=0;
29         this.fifo_count=0;
30     endfunction : new
31     function void build_phase(uvm_phase phase);
32         super.build_phase(phase);
33         sb_export=new("sb_export",this);
34         sb_fifo=new("sb_fifo",this);
35     endfunction
36     function void connect_phase(uvm_phase phase);
37         super.connect_phase(phase);
38         sb_export.connect(sb_fifo.analysis_export);
39     endfunction
40     task run_phase(uvm_phase phase);
41         super.run_phase(phase);
42         forever begin
43             sb_fifo.get(seq_item_sb);
44             ref_model(seq_item_sb);
45             if(data_out_ref == seq_item_sb.data_out)
46                 begin
47                     uvm_info("run_phase", $formatf("correct DATA OUT:%s", seq_item_sb.convert2string()), UVM_HIGH);
48                     correct_count++;
49                 end
50             else
51                 begin
52                     uvm_error("run_phase", $formatf("comparison failed, transaction received by the DUT:%s while the reference data_out:0x%0h", seq_item_sb.convert2string().data_out_ref));
53                     error_count++;
54                 end
55             end
56         end
57     endtask
58     task ref_model(FIFO_seq_item seq_item_chk);
59         data_in_ref=seq_item_chk.data_in;
60         rst_n_ref=seq_item_chk.rst_n;
61         wr_en_ref=seq_item_chk.wr_en;
62         rd_en_ref=seq_item_chk.rd_en;
63         write_read=wr_en_ref && rd_en_ref && write_pointer==read_pointer;
64         // Implement the golden model logic based on FIFO behavior
65         // Calculate full_ref, empty_ref, almostfull_ref, almostempty_ref based on fifo_count
66         full_ref      = (fifo_count == 8); // Full when count reaches 8
67         empty_ref      = (fifo_count == 0); // Empty when count is 0
68         almostfull_ref = (fifo_count == 6); // Almost full at 7
69         almostempty_ref = (fifo_count == 1); // Almost empty at 1
70         underflow_ref  = (rd_en_ref && empty_ref); // Underflow condition
71         // Update fifo count based on wr_en and rd_en conditions
72         if(!rst_n_ref)
73             fifo_count=0;
74         else if (wr_en_ref && !rd_en_ref && !full_ref) begin
75             fifo_count++;
76         end
77         else if (rd_en_ref && !wr_en_ref && !empty_ref) begin
78             fifo_count--;
79         end
80         else if ( (wr_en_ref, rd_en_ref) == 2'b11 && empty_ref)
81             fifo_count++;
82         else if ( (wr_en_ref, rd_en_ref) == 2'b11 && full_ref)
83             fifo_count--;
84         // Write operation: Check if write enable is high and FIFO is not full
85         if (!rst_n_ref) begin
86             write_pointer = 0;
87             read_pointer = 0;
88         end else begin
89             // Handle simultaneous write and read when write_pointer == read_pointer
90             if (wr_en_ref && rd_en_ref && (write_pointer == read_pointer) && !full_ref && !empty_ref) begin
91                 // Read the old data before it gets overwritten
92                 data_out_ref = mem_ref[read_pointer];
93                 // Write the new data
94                 mem_ref[write_pointer] = data_in_ref;
95
96                 // Increment both pointers (wrap them around using modulo logic)
97                 write_pointer = (write_pointer + 1) ;
98                 read_pointer = (read_pointer + 1) ;
99             end else begin
100                 // Write operation: Check if write enable is high and FIFO is not full
101                 if (wr_en_ref && !full_ref) begin
102                     mem_ref[write_pointer] = data_in_ref;
103                     write_pointer = (write_pointer + 1) ; // Increment write pointer with wrap around
104                 end
105                 // Read operation: Check if read enable is high and FIFO is not empty
106                 if (rd_en_ref && !empty_ref) begin
107                     data_out_ref = mem_ref[read_pointer]; // Provide the data for read
108                     read_pointer = (read_pointer + 1) ; // Increment read pointer with wrap around
109                 end
110             end
111         end
112     endtask : ref_model
113     function void report_phase(uvm_phase phase);
114         super.report_phase(phase);
115         `uvm_info("report_phase", $formatf("total successful transaction:%0d", correct_count), UVM_MEDIUM);
116         `uvm_info("reprt_phase", $formatf("total failed transaction:%0d", error_count), UVM_MEDIUM);
117     endfunction : report_phase
118 endclass : FIFO_scoreboard
119
120 endpackage : FIFO_scoreboard_pkg
```

FIFO AGENT

```
1 package FIFO_agent_pkg;
2 import uvm_pkg::*;
3 import FIFO_driver_pkg::*;
4 import FIFO_coverage_pkg::*;
5 import FIFO_seq_item_pkg::*;
6 import FIFO_sequencer_pkg::*;
7 import FIFO_config_pkg::*;
8 import FIFO_monitor_pkg::*;
9 `include "uvm_macros.svh"
10
11 class FIFO_agent extends uvm_agent;
12     `uvm_component_utils(FIFO_agent)
13     FIFO_sequencer sqr;
14     FIFO_driver drv;
15     FIFO_monitor mon;
16     FIFO_config_obj FIFO_cfg;
17     uvm_analysis_port #(FIFO_seq_item) agt_ap;
18
19     function new(string name="FIFO_agent", uvm_component parent=null);
20         super.new(name,parent);
21     endfunction : new
22
23
24     function void build_phase(uvm_phase phase);
25
26         super.build_phase(phase);
27
28         if(!uvm_config_db#(FIFO_config_obj)::get(this,"*", "FIFO_test_vif",FIFO_cfg))
29             begin
30                 `uvm_fatal("build_phase"," Unable to get the configuration object");
31             end
32
33         sqr=FIFO_sequencer::type_id::create("sqr",this);
34         drv=FIFO_driver::type_id::create("drv",this);
35         mon=FIFO_monitor::type_id::create("mon",this);
36         agt_ap=new("agt_ap",this);
37
38     endfunction
39
40     function void connect_phase(uvm_phase phase) ;
41         super.connect_phase(phase);
42         drv.FIFO_driver_vif=FIFO_cfg.FIFO_config_vif;
43         mon.FIFO_vif=FIFO_cfg.FIFO_config_vif;
44         drv.seq_item_port.connect(sqr.seq_item_export);
45         mon.mon_ap.connect(agt_ap);
46     endfunction
47
48
49     endclass : FIFO_agent
50
51
52 endpackage : FIFO_agent_pkg
```

FIFO SEQUENCER

```
1 package FIFO_sequencer_pkg;
2 import uvm_pkg::*;
3 import FIFO_seq_item_pkg::*;
4 `include "uvm_macros.svh"
5
6 class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);
7     `uvm_component_utils(FIFO_sequencer);
8
9     function new(string name="FIFO_sequencer",uvm_component parent=null);
10
11         super.new(name,parent);
12
13     endfunction : new
14
15 endclass : FIFO_sequencer
16
17 endpackage : FIFO_sequencer_pkg
```

FIFO SEQUENCE ITEM

```
1 package FIFO_seq_item_pkg;
2 import uvm_pkg::*;
3 import shared_pkg::*;
4 `include "uvm_macros.svh"
5
6 class FIFO_seq_item extends uvm_sequence_item;
7 `uvm_object_utils(FIFO_seq_item)
8 parameter FIFO_WIDTH = 16;
9 logic clk;
10 rand bit [FIFO_WIDTH-1:0] data_in;
11 rand bit rst_n, wr_en, rd_en;
12
13 Logic [FIFO_WIDTH-1:0] data_out;
14
15 Logic wr_ack, overflow;
16
17 Logic full, empty, almostfull, almostempty, underflow;
18
19 // Integers for distribution percentages
20 integer RD_EN_ON_DIST;
21 integer WR_EN_ON_DIST;
22
23 function new(string name = "FIFO_seq_item", int rd_dist = 30, int wr_dist = 70);
24 super.new(name);
25 this.RD_EN_ON_DIST = rd_dist;
26 this.WR_EN_ON_DIST = wr_dist;
27 endfunction : new
28
29 function string convert2string();
30 return $sprintf("%s rst =0b%0b, data_in=0b%0h, wr_en=0b%0b, rd_en=0b%0b, data_out=0b%0h, wr_ack=0b%0b, overflow=0b%0b, full=0b%0b, empty=0b%0b, almostfull=0b%0b, almostempty=0b%0b, underflow=0b%0b",
31 rst_n, data_in, wr_en, rd_en, data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
32
33 endfunction : convert2string
34
35 function string convert2string_stimulus();
36 return $sprintf(" rst =0b%0b, data_in=0b%0b, wr_en=0b%0b, rd_en=0b%0b", rst_n, data_in, wr_en, rd_en);
37
38 endfunction : convert2string_stimulus
39
40 constraint rst_transaction_const {
41 rst_n dist {1'b1 := 98, 1'b0 := 2}; // 98% chance of being deactivated (active low reset)
42 }
43
44 constraint wr_transaction_const {
45 wr_en dist {1 := WR_EN_ON_DIST, 0 := (100 - WR_EN_ON_DIST)};
46 }
47
48 constraint rd_transaction_const {
49 rd_en dist {1 := RD_EN_ON_DIST, 0 := (100 - RD_EN_ON_DIST)};
50 }
51
52 endclass : FIFO_seq_item
53 endpackage : FIFO_seq_item_pkg
```

Activate Windows
Go to Settings to activate Windows.

FIFO MONITOR

```
1 package FIFO_monitor_pkg;
2 import uvm_pkg::*;
3 import FIFO_seq_item_pkg::*;
4 import shared_pkg::*;
5
6 `include "uvm_macros.svh"
7
8 class FIFO_monitor extends uvm_monitor;
9 `uvm_component_utils(FIFO_monitor)
10 virtual FIFO_interface FIFO_vif;
11 FIFO_seq_item rsp_seq_item;
12 uvm_analysis_port #(FIFO_seq_item) mon_ap;
13
14 function new(string name = "FIFO_monitor", uvm_component parent = null);
15 super.new(name, parent);
16 endfunction : new
17
18 function void build_phase(uvm_phase phase);
19
20 super.build_phase(phase);
21 mon_ap = new("mon_ap", this);
22
23 endfunction : build_phase
24
25 task run_phase(uvm_phase phase);
26 super.run_phase(phase);
27 forever
28 begin
29 rsp_seq_item = FIFO_seq_item::type_id::create("rsp_seq_item");
30 @(negedge FIFO_vif.clk);
31 rsp_seq_item.rst_n = FIFO_vif.rst_n;
32 rsp_seq_item.wr_en = FIFO_vif.wr_en;
33 rsp_seq_item.rd_en = FIFO_vif.rd_en;
34 rsp_seq_item.data_in = FIFO_vif.data_in;
35 rsp_seq_item.data_out = FIFO_vif.data_out;
36 rsp_seq_item.wr_ack = FIFO_vif.wr_ack;
37 rsp_seq_item.overflow = FIFO_vif.overflow;
38 rsp_seq_item.full = FIFO_vif.full;
39 rsp_seq_item.empty = FIFO_vif.empty;
40 rsp_seq_item.almostfull = FIFO_vif.almostfull;
41 rsp_seq_item.almostempty = FIFO_vif.almostempty;
42 rsp_seq_item.underflow = FIFO_vif.underflow;
43 mon_ap.write(rsp_seq_item);
44 `uvm_info("run_phase", rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
45 end
46
47 endtask : run_phase
48
49
50 endclass : FIFO_monitor
51 endpackage : FIFO_monitor_pkg
```

FIFO DRIVER

```
1 package FIFO_driver_pkg;
2 import uvm_pkg::*;
3 import FIFO_config_pkg::*;
4 import FIFO_seq_item_pkg::*;
5
6
7
8 `include "uvm_macros.svh"
9 class FIFO_driver extends uvm_driver #(FIFO_seq_item);
10 `uvm_component_utils(FIFO_driver)
11 virtual FIFO_interface FIFO_driver_vif;
12 FIFO_config_obj FIFO_config_obj_driver;
13 FIFO_seq_item stim_FIFO_seq_item;
14 function new(string name="FIFO_driver", uvm_component parent=null);
15     super.new(name,parent);
16 endfunction : new
17
18
19 task run_phase(uvm_phase phase);
20     super.run_phase(phase);
21     forever
22     begin
23         stim_FIFO_seq_item=FIFO_seq_item::type_id::create("stim_FIFO_seq_item");
24         seq_item_port.get_next_item(stim_FIFO_seq_item);
25         FIFO_driver_vif.data_in = stim_FIFO_seq_item.data_in; FIFO_driver_vif.rst_n = stim_FIFO_seq_item.rst_n; FIFO_driver_vif.wr_en = stim_FIFO_seq_item.wr_en;
26         FIFO_driver_vif.rd_en = stim_FIFO_seq_item.rd_en;
27         @(negedge FIFO_driver_vif.clk);
28         seq_item_port.item_done();
29         `uvm_info("run_phase",stim_FIFO_seq_item.convert2string_stimulus(),UVM_HIGH)
30     end
31
32 endtask: run_phase
33
34 endclass : FIFO_driver
35
36 endpackage : FIFO_driver_pkg
```

FIFO CONFIGURATION

```
1 package FIFO_config_pkg;
2 import uvm_pkg::*;
3 `include "uvm_macros.svh"
4
5 class FIFO_config_obj extends uvm_object;
6
7     `uvm_object_utils(FIFO_config_obj)
8
9     virtual FIFO_interface FIFO_config_vif;
10
11     function new(string name = "FIFO_config_obj");
12         super.new(name);
13     endfunction : new
14 endclass : FIFO_config_obj
15
16 endpackage : FIFO_config_pkg
```

FIFO INTERFACE

```
1 interface FIFO_interface (
2     input bit clk
3 );
4 parameter FIFO_WIDTH = 16;
5 parameter FIFO_DEPTH = 8;
6 Logic [FIFO_WIDTH-1:0] data_in;
7 Logic rst_n, wr_en, rd_en;
8 Logic [FIFO_WIDTH-1:0] data_out;
9
10 Logic wr_ack, overflow;
11
12 Logic full, empty, almostfull, almostempty, underflow;
13
14 modport DUT (input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);
15
16 endinterface : FIFO_interface
```


FIFO DESIGN

```
8 module FIFO(FIFO_interface.DUT FIFO_if);
9 parameter FIFO_WIDTH = 16;
10 parameter FIFO_DEPTH = 8;
11 localparam max_fifo_addr = $clog2(FIFO_DEPTH);
12
13 reg [FIFO_WIDTH-1:0] mem [FIFO_DEPTH-1:0];
14
15 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
16 reg [max_fifo_addr:0] count;
17
18 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
19     if (!FIFO_if.rst_n) begin
20         wr_ptr <= 0;
21         FIFO_if.wr_ack <= 0;
22         FIFO_if.overflow <= 0;
23     end
24     else if (FIFO_if.wr_en && !FIFO_if.full) begin
25         mem[wr_ptr] <= FIFO_if.data_in;
26         FIFO_if.wr_ack <= 1;
27         wr_ptr <= wr_ptr + 1;
28     end
29     else begin
30         FIFO_if.wr_ack <= 0;
31         if (FIFO_if.full && FIFO_if.wr_en)
32             FIFO_if.overflow <= 1;
33         else
34             FIFO_if.overflow <= 0;
35     end
36 end
37
38 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
39     if (!FIFO_if.rst_n) begin
40         rd_ptr <= 0;
41     end
42     else if (FIFO_if.rd_en && !FIFO_if.empty) begin
43         FIFO_if.data_out <= mem[rd_ptr];
44         rd_ptr <= rd_ptr + 1;
45     end
46 end
47
48 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
49     if (!FIFO_if.rst_n) begin
50         count <= 0;
51     end
52     else begin
53         if ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b10) && !FIFO_if.full)
54             count <= count + 1;
55         else if ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b01) && !FIFO_if.empty)
56             count <= count - 1;
57         else if ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b11) && FIFO_if.empty)
58             count <= count + 1;
59         else if ((FIFO_if.wr_en, FIFO_if.rd_en) == 2'b11) && FIFO_if.full)
60             count <= count - 1;
61     end
62 end
63
64 always@(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
65     if (!FIFO_if.rst_n)
66         FIFO_if.underflow <= 0;
67     else if(FIFO_if.empty && FIFO_if.rd_en)
68         FIFO_if.underflow <= 1;
69     else
70         FIFO_if.underflow <= 0;
71 end
72
73 assign FIFO_if.full = (count == FIFO_DEPTH)? 1 : 0;
74 assign FIFO_if.empty = (count == 0)? 1 : 0;
75 //assign FIFO_if.underflow = (FIFO_if.empty && FIFO_if.rd_en)? 1 : 0;
76 assign FIFO_if.almostfull = (count == FIFO_DEPTH-2)? 1 : 0;
77 assign FIFO_if.almostempty = (count == 1)? 1 : 0;
78
79
80
81 endmodule
```

FIFO SVA

```
1  import shared_pkg::*;
2
3  module FIFO_SVA(FIFO_interface.DUT FIFO_if);
4      // ASSERTIONS
5      // Count Validity Property: Ensure that count stays within valid limits
6      property count_valid;
7          @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_top.dut.count <= FIFO_DEPTH);
8      endproperty
9
10     assert_count_valid: assert property(count_valid) else $error("Error: FIFO count exceeds FIFO_DEPTH");
11     cover_count_valid: cover property(count_valid);
12
13     // Overflow Condition Property: Overflow only happens when FIFO_if.full and write is enabled
14     property overflow_cond;
15         @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full && FIFO_if.wr_en) ==> FIFO_if.overflow==1;
16     endproperty
17
18     assert_overflow_cond: assert property(overflow_cond) else $error("Error: Overflow assertion failed");
19     cover_overflow_cond: cover property(overflow_cond);
20
21     // Underflow Condition Property: Underflow only happens when FIFO_if.empty and read is enabled
22     property underflow_cond;
23         @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty && FIFO_if.rd_en) ==> (FIFO_if.underflow == 1);
24     endproperty
25
26     assert_underflow_cond: assert property(underflow_cond) else $error("Error: Underflow assertion failed");
27     cover_underflow_cond: cover property(underflow_cond);
28
29     // Full Flag Property: Full flag is set when count equals FIFO_DEPTH
30     property full_cond;
31         @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full == (FIFO_top.dut.count == FIFO_DEPTH));
32     endproperty
33
34     assert_full_cond: assert property(full_cond) else $error("Error: Full flag assertion failed");
35     cover_full_cond: cover property(full_cond);
36
37     // Empty Flag Property: Empty flag is set when count equals 0
38     property empty_cond;
39         @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty == (FIFO_top.dut.count == 0));
40     endproperty
41
42     assert_empty_cond: assert property(empty_cond) else $error("Error: Empty flag assertion failed");
43     cover_empty_cond: cover property(empty_cond);
44
45     // Almost Full Flag Property: Almost FIFO_if.full flag is set when count equals FIFO_DEPTH-2
46     property almostfull_cond;
47         @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostfull == (FIFO_top.dut.count == FIFO_DEPTH-2));
48     endproperty
49
50     assert_almostfull_cond: assert property(almostfull_cond) else $error("Error: Almost FIFO_if.full flag assertion failed");
51     cover_almostfull_cond: cover property(almostfull_cond);
52
53     // Almost Empty Flag Property: Almost FIFO_if.empty flag is set when count equals 1
54     property almostempty_cond;
55         @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostempty == (FIFO_top.dut.count == 1));
56     endproperty
57
58     assert_almostempty_cond: assert property(almostempty_cond) else $error("Error: Almost FIFO_if.empty flag assertion failed");
59     cover_almostempty_cond: cover property(almostempty_cond);
60
61     // Write Pointer Boundaries Property: Write pointer is always within bounds
62     property wr_ptr_valid;
63         @(posedge FIFO_if.clk) (FIFO_top.dut.wr_ptr < FIFO_DEPTH);
64     endproperty
65
66     assert_wr_ptr_valid: assert property(wr_ptr_valid) else $error("Error: Write pointer out of bounds");
67     cover_wr_ptr_valid: cover property(wr_ptr_valid);
68
69     // Read Pointer Boundaries Property: Read pointer is always within bounds
70     property rd_ptr_valid;
71         @(posedge FIFO_if.clk) (FIFO_top.dut.rd_ptr < FIFO_DEPTH);
72     endproperty
73
74     assert_rd_ptr_valid: assert property(rd_ptr_valid) else $error("Error: Read pointer out of bounds");
75     cover_rd_ptr_valid: cover property(rd_ptr_valid);
76
77 endmodule : FIFO_SVA
```

FIFO VERIFICATION PLAN

| Label | Design Requirement Description | Stimulus Generation | Functional Coverage | Functionality Check |
|---------|--|---|---|--|
| FIFO_1 | When the reset is asserted, all FIFO signals should be reset to their default values | Reset signal rst_n is randomized with a distribution favoring the deasserted state (98% low, 2% high) | | Scoreboard checks to check for the reset functionality |
| FIFO_2 | When wr_en is asserted, data should be written to the FIFO | Randomized wr_en signal driven by a 70% chance of being enabled, along with randomized data_in | Cross coverage of wr_en, rd_en, and wr_ack ensures all write operations | Scoreboard checks to verify correct data is written |
| FIFO_3 | When rd_en is asserted, the FIFO should output the correct data | Randomized rd_en signal driven by a 30% chance of being enabled | Cross coverage of wr_en, rd_en, and empty ensures all read scenarios | Scoreboard checks to verify correct data is read(data_out) |
| FIFO_4 | The overflow signal should be asserted when writing to a full FIFO | Randomized write operations until the FIFO becomes full, using wr_en distribution | Cross coverage of wr_en, rd_en, and overflow signals | Concurrent assertion to check for correct overflow signal |
| FIFO_5 | The underflow signal should be asserted when reading from an empty FIFO | Randomized read operations until the FIFO becomes empty, using rd_en distribution | Cross coverage of wr_en, rd_en, and underflow | Concurrent assertion to check for correct underflow signal |
| FIFO_6 | The full signal should be asserted when the FIFO is full | | Cross coverage of wr_en, rd_en, and full | Concurrent assertion to check for correct full signal assertion |
| FIFO_7 | The empty signal should be asserted when the FIFO is empty | | Cross coverage of wr_en, rd_en, and empty | Concurrent assertion to check for correct empty signal assertion |
| FIFO_8 | The almostfull signal should be asserted when the FIFO is nearly full | | Cross coverage of wr_en, rd_en, and almostfull | Concurrent assertion to check almostfull behavior |
| FIFO_9 | The almostempty signal should be asserted when the FIFO is nearly empty | | Cross coverage of wr_en, rd_en, and almostempty | Concurrent assertion to check almostempty behavior |
| FIFO_10 | Ensure data integrity between data_in and data_out through correct FIFO operation | | | Scoreboard checks for data integrity across all transactions |
| FIFO_11 | Ensure that wr_ack signal is correctly asserted after a valid write operation | | Cross coverage of wr_en, rd_en, and wr_ack ensures all write operations | Concurrent assertion to verify correct wr_ack signal |

DO & SOURCE FILES

```

1  vlib work
2  vlog -f src_files.list +cover -covercells
3  vsim -voptargs+acc work.FIFO_top -classdebug -vumcontrol=all -cover
4  add wave /FIFO_top/FIFO_if/*
5  coverage save FIFO_top.UcdB -onexit
6  run -all
7  coverage exclude -cvgpath {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/wr_ack_cv/<auto[0],auto[1]>} {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/wr_ack_cv/<auto[0],auto[0],auto[1]>}
8  coverage exclude -cvgpath {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/overflow_cv/<auto[0],auto[1],auto[1]>} {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/overflow_cv/<auto[0],auto[0],auto[1]>}
9  coverage exclude -cvgpath {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/full_cv/<auto[1],auto[1],auto[1]>} {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/full_cv/<auto[0],auto[1],auto[1]>}
10 coverage exclude -cvgpath {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/underflow_cv/<auto[1],auto[0],auto[1]>} {/FIFO_coverage_pkg/FIFO_coverage/FIFO_coverage_gp/underflow_cv/<auto[0],auto[0],auto[1]>}
11

```

```

1  FIFO.sv
2  FIFO_agent_pkg.sv
3  FIFO_config_pkg.sv
4  FIFO_coverage_pkg.sv
5  FIFO_driver_pkg.sv
6  FIFO_ENV_pkg.sv
7  FIFO_monitor_pkg.sv
8  FIFO_scoreboard_pkg.sv
9  FIFO_sequencer_pkg.sv
10 FIFO_sequences.sv
11 FIFO_seq_item_pkg.sv
12 FIFO_SVA.sv
13 FIFO_TEST_pkg.sv
14 FIFO_top.sv
15 interface.sv
16 shared_pkg.sv
17

```


BUG REPORT

In the FIFO design, I addressed several critical bugs and improved the functionality. First, I changed the underflow signal from combinational to sequential, ensuring that it is updated based on the state of the FIFO during the clock edge. Additionally, I implemented a priority system where, if both write enable (wr_en) and read enable (rd_en) are high, the FIFO prioritizes writing when it is empty and reading when it is full. To manage the count effectively, I utilized the full and empty flags instead of directly comparing count, ensuring accurate updates to the count based on the current operations. These changes significantly enhance the robustness and functionality of the FIFO design. Furthermore, I reset the wr_ack and overflow flags.

COVERAGE REPORT

CODE COVERAGE

| | | | | |
|-----------------------------|------|---------|--------|----------|
| === Instance: /FIFO_top/dut | | | | |
| === Design Unit: work.FIFO | | | | |
| ===== | | | | |
| Branch Coverage: | | | | |
| Enabled Coverage | Bins | Hits | Misses | Coverage |
| ----- | ---- | ---- | ----- | ----- |
| Branches | 26 | 26 | 0 | 100.00% |
| =====Branch Details===== | | | | |
| Condition Coverage: | | | | |
| Enabled Coverage | Bins | Covered | Misses | Coverage |
| ----- | ---- | ---- | ----- | ----- |
| Conditions | 24 | 24 | 0 | 100.00% |
| =====Condition Details===== | | | | |
| Statement Coverage: | | | | |
| Enabled Coverage | Bins | Hits | Misses | Coverage |
| ----- | ---- | ---- | ----- | ----- |
| Statements | 28 | 28 | 0 | 100.00% |
| =====Statement Details===== | | | | |

=====Toggle Details=====

Toggle Coverage for instance /FIFO_top/dut --

| | Node | 1H->0L | 0L->1H | "Coverage" |
|----------------------|-------------|-------------------------|--------|------------|
| | count[3-0] | 1 | 1 | 100.00 |
| | rd_ptr[2-0] | 1 | 1 | 100.00 |
| | wr_ptr[2-0] | 1 | 1 | 100.00 |
| Total Node Count | = | 10 | | |
| Toggled Node Count | = | 10 | | |
| Untoggled Node Count | = | 0 | | |
| Toggle Coverage | = | 100.00% (20 of 20 bins) | | |

=== Instance: /FIFO_top/FIFO_if
 === Design Unit: work.FIFO_interface

Toggle Coverage:

| Enabled Coverage | Bins | Hits | Misses | Coverage |
|------------------|------|------|--------|----------|
| Toggles | 86 | 86 | 0 | 100.00% |

=====Toggle Details=====

Toggle Coverage for instance /FIFO_top/FIFO_if --

| | Node | 1H->0L | 0L->1H | "Coverage" |
|----------------------|----------------|-------------------------|--------|------------|
| | almostempty | 1 | 1 | 100.00 |
| | almostfull | 1 | 1 | 100.00 |
| | clk | 1 | 1 | 100.00 |
| | data_in[15-0] | 1 | 1 | 100.00 |
| | data_out[15-0] | 1 | 1 | 100.00 |
| | empty | 1 | 1 | 100.00 |
| | full | 1 | 1 | 100.00 |
| | overflow | 1 | 1 | 100.00 |
| | rd_en | 1 | 1 | 100.00 |
| | rst_n | 1 | 1 | 100.00 |
| | underflow | 1 | 1 | 100.00 |
| | wr_ack | 1 | 1 | 100.00 |
| | wr_en | 1 | 1 | 100.00 |
| Total Node Count | = | 43 | | |
| Toggled Node Count | = | 43 | | |
| Untoggled Node Count | = | 0 | | |
| Toggle Coverage | = | 100.00% (86 of 86 bins) | | |

FUNCTIONAL COVERAGE

Covergroup Coverage:

| | | | | |
|---------------------|----|----|----|---------|
| Covergroups | 1 | na | na | 100.00% |
| Coverpoints/Crosses | 22 | na | na | na |
| Covergroup Bins | 78 | 78 | 0 | 100.00% |

| Covergroup | Metric | Goal | Bins | Status |
|------------|--------|------|------|--------|
|------------|--------|------|------|--------|

ASSERTIONS COVERAGE

DIRECTIVE COVERAGE:

| Name | Design Unit | Design UnitType | Lang | File(Line) | Hits | Status |
|--|-------------|-----------------|------|-----------------|------|---------|
| /FIFO_top/dut/FIFO_SVA_IF/cover_count_valid | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(11) | 2955 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_overflow_cond | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(19) | 1125 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_underflow_cond | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(27) | 973 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_full_cond | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(35) | 2955 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_empty_cond | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(43) | 2955 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_almostfull_cond | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(51) | 2955 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_almostempty_cond | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(59) | 2955 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_wr_ptr_valid | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(67) | 3001 | Covered |
| /FIFO_top/dut/FIFO_SVA_IF/cover_rd_ptr_valid | FIFO_SVA | Verilog | SVA | FIFO_SVA.sv(75) | 3001 | Covered |

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 9


ASSERTION RESULTS:

ASSERTION RESULTS:


| Name | File(Line) | Failure Count | Pass Count |
|---|-----------------------|---------------|------------|
| 'FIFO_top/dut/FIFO_SVA_IF/assert_count_valid | FIFO_SVA.sv(10) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_overflow_cond | FIFO_SVA.sv(18) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_underflow_cond | FIFO_SVA.sv(26) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_full_cond | FIFO_SVA.sv(34) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_empty_cond | FIFO_SVA.sv(42) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_almostfull_cond | FIFO_SVA.sv(50) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_almostempty_cond | FIFO_SVA.sv(58) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_wr_ptr_valid | FIFO_SVA.sv(66) | 0 | 1 |
| 'FIFO_top/dut/FIFO_SVA_IF/assert_rd_ptr_valid | FIFO_SVA.sv(74) | 0 | 1 |
| 'FIFO_sequences/FIFO_main_wr/body/#ublk#84878499#66/immed__69 | FIFO_sequences.sv(69) | 0 | 1 |

SIMULATION RESULTS

```
# You are using a version of the UVM library that has been compiled
# with 'UVM_OBJECT_MUST_HAVE_CONSTRUCTOR' undefined.
# See http://www.eda.org/svdb/view.php?id=3770 for more details.
#
# (Specify +UVM_NO_RELNOTES to turn off this notice)
#
# UVM_INFO verillog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) @ 0: reporter [Questa UVM] QUESTA_UVM-1.2.3
# UVM_INFO verillog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) @ 0: reporter [Questa UVM] questa_uvm::init(all)
# UVM_INFO @ 0: reporter [RNTST] Running test FIFO_test...
# UVM_INFO FIFO_TEST_pkg.sv(35) @ 0: uvm_test_top [run_phase] Reset asserted.
# *****
# * Questa UVM Transaction Recording Turned ON. *
# * recording_detail has been set. *
# * To turn off, set 'recording_detail' to off: *
# * uvm_config_db#(int) ::set(null, "", "recording_detail", 0); *
# * uvm_config_db#(uvm_bitstream_t)::set(null, "", "recording_detail", 0); *
# *****
# UVM_INFO FIFO_TEST_pkg.sv(37) @ 2: uvm_test_top [run_phase] Reset deasserted.
# UVM_INFO FIFO_TEST_pkg.sv(39) @ 2: uvm_test_top [run_phase] stimulus generation started.
# UVM_INFO FIFO_TEST_pkg.sv(41) @ 2002: uvm_test_top [run_phase] Reset stimulus generation Ended.
# UVM_INFO FIFO_TEST_pkg.sv(44) @ 2002: uvm_test_top [run_phase] stimulus generation started.
# UVM_INFO FIFO_TEST_pkg.sv(46) @ 4002: uvm_test_top [run_phase] Reset stimulus generation Ended.
# UVM_INFO FIFO_TEST_pkg.sv(49) @ 4002: uvm_test_top [run_phase] stimulus generation started.
# UVM_INFO FIFO_TEST_pkg.sv(51) @ 6002: uvm_test_top [run_phase] Reset stimulus generation Ended.
# UVM_INFO verillog_src/uvm-1.1d/src/base/uvm_objection.svh(1267) @ 6002: reporter [TEST_DONE] 'run' phase is ready to proceed to the 'extract' phase
# UVM_INFO FIFO_scoreboard_pkg.sv(127) @ 6002: uvm_test_top.env.sb [report_phase] total successful transaction:3001
# UVM_INFO FIFO_scoreboard_pkg.sv(129) @ 6002: uvm_test_top.env.sb [reprt_phase] total failed transaction:0
#
# --- UVM Report Summary ---
#
# ** Report counts by severity
# UVM_INFO : 14
# UVM_WARNING : 0
# UVM_ERROR : 0
# UVM_FATAL : 0
#
# ** Report counts by id
# [Questa UVM] 2
# [RNTST] 1
# [TEST_DONE] 1
# [report_phase] 1
# [reprt_phase] 1
# [run_phase] 8
#
# ** Note: $finish : C:/questasim64_2021.1/win64/.../verilog_src/uvm-1.1d/src/base/uvm_root.svh(430)
# Time: 6002 ns Iteration: 61 Instance: /FIFO_top
# Break in Task uvm_pkg/uvm_root::run_test at C:/questasim64_2021.1/win64/.../verilog_src/uvm-1.1d/src/base/uvm_root.svh line 430
```



Overview of the UVM Testbench for FIFO Verification



The Universal Verification Methodology (UVM) testbench designed for verifying a FIFO (First-In-First-Out) module is a comprehensive framework that systematically drives stimuli, monitors DUT (Design Under Test) behavior, and analyzes outputs to ensure correct functionality. Here's a summarized breakdown of how the UVM testbench operates:

1. Top Module Integration

The top module serves as the central hub, integrating the FIFO design with the UVM testbench environment. It instantiates the FIFO DUT and connects it to the verification components via a dedicated interface. This interface facilitates communication between the DUT and various UVM components such as drivers, monitors, and scoreboards.

2. Configuration Setup

A configuration package establishes the necessary settings and references for the testbench. It defines configuration objects that hold references to the virtual interface, ensuring that all verification components have consistent access to the DUT's signals. This setup is crucial for maintaining a unified environment where components can interact seamlessly.

3. Driving the Interface

The **FIFO_driver** component is responsible for generating and applying input transactions to the DUT. It fetches sequence items from the sequencer, which define specific operations like write or read commands, and drives these signals onto the DUT's interface. The driver ensures that the DUT receives a diverse set of stimuli, simulating real-world usage scenarios.

4. Generating Sequences

Sequences define the pattern and type of transactions sent to the DUT. Various sequences are implemented to cover different operational modes:

- **Reset Sequence:** Initializes the FIFO by asserting and deasserting the reset signal.
- **Write Sequence:** Generates a series of write operations to populate the FIFO.
- **Read Sequence:** Initiates read operations to retrieve data from the FIFO.
- **Mixed Read/Write Sequence:** Simultaneously performs read and write operations to test concurrent access scenarios.

These sequences utilize randomized and constrained transaction items to ensure comprehensive coverage of possible FIFO states and behaviors.

5. Monitoring DUT Behavior

The **FIFO_monitor** continuously observes the DUT's interface signals, capturing both inputs and outputs without altering them. It translates these signal states into transaction objects that are forwarded to analysis ports. This monitoring is essential for tracking the DUT's behavior in response to the driven stimuli and for collecting data for coverage and scoreboarding.

6. Coverage Collection

The **FIFO_coverage** component defines coverage groups that track the occurrence of various transaction combinations and states. By sampling transactions captured by the monitor, it ensures that all functional scenarios, such as different combinations of write and read operations and various FIFO status flags, are exercised during simulation. This comprehensive coverage analysis helps identify untested areas of the design.

7. Scoreboarding and Output Analysis

The **FIFO_scoreboard** plays a critical role in functional verification by comparing the DUT's outputs against a reference model. It receives transactions from the monitor, computes the expected behavior based on the input signals, and verifies that the DUT's outputs match the expected results. The scoreboard maintains counters for correct and erroneous transactions, providing detailed logs for any discrepancies found during simulation.

8. Assertions for Property Verification

SystemVerilog Assertions (SVAs) are embedded in the testbench to automatically check critical aspects of the FIFO's functionality. These assertions help ensure that the design operates correctly under specific conditions, such as checking for illegal states or validating correct signal transitions during simulation.defined depth or drops below zero.

9. Agent in the Environment

The **FIFO_agent** plays a crucial role in the environment by encapsulating the essential components needed for verification, including the sequencer, driver, and monitor. It is responsible for managing the creation and connection of these components during the `build_phase` and `connect_phase`. The **sequencer** generates transactions that are sent to the **driver**, which applies these stimuli to the DUT via the interface signals. Simultaneously, the **monitor** observes the DUT's outputs and forwards these transactions through an analysis port, enabling scoreboarding and coverage collection. The agent ensures that data flows seamlessly between the driver and monitor and that the stimuli and responses are properly tracked throughout the simulation. This coordination allows the testbench to apply stimuli and collect results efficiently, forming the backbone of the verification environment.

10. Environment and Agent Coordination

The **FIFO_Env** encapsulates all verification components, including agents, coverage collectors, and the scoreboard. It orchestrates the interactions between these components, ensuring that data flows correctly from drivers through monitors to scoreboards and coverage units. The environment manages the lifecycle of verification components and facilitates communication through analysis ports and exports.

11. Test Execution and Reporting

The **FIFO_test** class coordinates the overall verification process. It initializes the environment, configures components, and initiates the execution of various sequences. During the run phase, it raises objections to keep the simulation active until all activities are completed. After simulation, the testbench aggregates results from the scoreboard and coverage components, providing a summary of successful and failed transactions as well as coverage metrics. This reporting phase offers a clear overview of the FIFO's verification status, highlighting areas that passed or require further attention.

SystemVerilog Assertions for FIFO Functionality

| Feature (Explanation) | Assertion |
|--|--|
| Count is always within valid limits | @(posedge FIFO_if.clk) disable iff(FIFO_if.rst_n==0) (FIFO_top.dut.count <= FIFO_DEPTH); |
| Overflow happens only when FIFO is full and write is enabled | @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.full && FIFO_if.wr_en) => FIFO_if.overflow == 1; |
| Underflow happens only when FIFO is empty and read is enabled | @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.empty && FIFO_if.rd_en) => FIFO_if.underflow == 1; |
| Full flag is set only when count equals FIFO depth | @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.full == (FIFO_top.dut.count == FIFO_DEPTH)); |
| Empty flag is set only when count equals zero | @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.empty == (FIFO_top.dut.count == 0)); |
| Almost full flag is set when count equals FIFO depth - 2 | @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.almostfull == (FIFO_top.dut.count == FIFO_DEPTH-2)); |
| Almost empty flag is set when count equals 1 | @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.almostempty == (FIFO_top.dut.count == 1)); |
| Write pointer always remains within FIFO depth | @(posedge FIFO_if.clk) (FIFO_top.dut.wr_ptr < FIFO_DEPTH); |
| Read pointer always remains within FIFO depth | @(posedge FIFO_if.clk) (FIFO_top.dut.rd_ptr < FIFO_DEPTH); |