
FIFO PROJECT

FIFO_UVM Environment



NAME:SARA MAHMOUD ABDELWAHAB

Table of Contents

CODE	3
FIFO TOP	3
FIFO TEST	3
FIFO SEQUENCES	4
FIFO Environment	6
FIFO SCOREBOARD	8
FIFO AGENT	9
FIFO SEQUENCER	9
FIFO SEQUENCE ITEM	10
FIFO MONITOR	10
FIFO DRIVER	11
FIFO CONFIGURATION	11
FIFO INTERFACE	11
FIFO DESIGN	12
FIFO SVA	13
FIFO VERIFICATION PLAN	14
DO & SOURCE FILES	14
BUG REPORT	15
COVERAGE REPORT	15
CODE COVERAGE	15
FUNCTIONAL COVERAGE	16
ASSERTIONS COVERAGE	17
SIMULATION RESULTS	18
Overview of the UVM Testbench for FIFO Verification	19
1. Top Module Integration	20
2. Configuration Setup	20
3. Driving the Interface	20
4. Generating Sequences	20
5. Monitoring DUT Behavior	20
6 Coverage Collection	20

7. Scoreboarding and Output Analysis	21
8. Assertions for Property Verification	21
9. Agent in the Environment	21
10. Environment and Agent Coordination	21
11. Test Execution and Reporting	21
SystemVerilog Assertions for FIFO Functionality	22

FIFO UVM PROJECT

CODF

FIFO TOP

FIFO TEST

```
package FIFO_TEST_pkg;
import wwm.pkg::*;
import FIFO_EVV.pkg::*,
import FIFO_
```

FIFO SEQUENCES

```
package FIFO_sequences;
import uvm_pkg::*;
import FIFO_seq_item_pkg::*;
import FIFO_sequencer_pkg::*;
import shared_pkg::*;
include "uvm_macros.svh"
task body();
seq_item_reset =FIFO_seq_item::type_id::create("seq_item_reset");
start_item(seq_item_reset);
seq_item_reset.data_in=0;
seq_item_reset.rst_n=0;
seq_item_reset.rd_en=0;
seq_item_reset.wr_en=0;
finish_item(seq_item_reset);
endtask : body
endclass : FIFO_reset
class FIFO_main_write extends uvm_sequence #(FIFO_seq_item);
  `uvm_object_utils(FIFO_main_write);
  FIFO_seq_item write_seq;
function new(string name ="FIFO_main_write");
super.new(name);
endfunction : new
task body();
repeat(1000) begin
      repeat(1000) begin
write_seq = FIFO_seq_item::type_id::create("write_seq");
start_item(write_seq);
// Randomize with rd_en fixed to 0
    write_seq.randomize() with { write_seq.rd_en == 0; write_seq.wr_en==1;};
finish_item(write_seq);
end
endtask : body
endclass : FIFO_main_write
```

```
class FIFO_main_write extends uvm_sequence #(FIFO_seq_item);
   `uvm object utils(FIFO main write);
  FIFO_seq_item write_seq;
function new(string name ="FIFO_main_write");
 super.new(name);
endfunction : new
task body();
repeat(1000) begin
     write_seq = FIF0_seq_item::type_id::create("write_seq");
     start_item(write_seq);
write_seq.randomize() with { write_seq.rd_en == 0; write_seq.wr_en==1;};
     finish_item(write_seq);
endtask : body
endclass : FIFO_main_write
class FIFO_main_read extends uvm_sequence #(FIFO_seq_item);
  `uvm_object_utils(FIFO_main_read);
  FIFO_seq_item_seq_item_main;
FIF0_seq_item read_seq;
function new(string name ="FIF0_main_read");
 super.new(name);
endfunction : new
task body();
        repeat(1000) begin
        read_seq = FIF0_seq_item::type_id::create("read_seq");
        start_item(read_seq);
           read_seq.randomize() with { read_seq.rd_en == 1; read_seq.wr_en==0;};
       finish_item(read_seq);
endtask : body
endclass : FIFO main read
class FIFO main wr extends uvm sequence #(FIFO seq item);
  `uvm_object_utils(FIFO_main_wr);
  FIFO_seq_item_seq_item_main;
  FIFO seq item write seq;
   FIFO_seq_item read_seq;
    FIFO_seq_item wr_seq;
function new(string name ="FIFO_main_wr");
 super.new(name);
endfunction : new
task body();
     repeat(1000) begin
       wr_seq = FIFO_seq_item::type_id::create("wr_seq");
start_item(wr_seq);
assert(wr_seq.randomize());
       finish_item(wr_seq);
endtask : body
endclass : FIFO_main_wr
endpackage : FIFO_sequences
```

FIFO Environment

FIFO COVERAGE COLLECTOR

```
package fifth converge_pkg;

import fifth deriver_nkg;;

import fifth seq (tem_pkg;;)

import fi
```

```
full_cv: cross wr_en, rd_en, full {
    ignore_bins full_cv_excl_1_1 = binsof(wr_en.wr_en_1)&&binsof(rd_en.rd_en_1)&&binsof(full.full_1);
    ignore_bins full_cv_excl_0_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_1)&&binsof(full.full_1);
    ignore_bins underflow_cv_excl_0_0_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_0)&&binsof(underflow.underflow_1);
    ignore_bins underflow_cv_excl_0_0_1 = binsof(wr_en.wr_en_0)&&binsof(rd_en.rd_en_0)&&binsof(underflow_1);
    ignore_bins underflow_cv_excl_0_1 = binsof(wr_en.wr_en_0)&&binsof(underflow_1);
    ignore_bins_tunderflow_cv_excl_0_1 = binsof(wr_en.wr_en_0)&&binsof(underflow_1);
    ignore_bins_tunde
```

FIFO SCOREBOARD

```
FIFO_seq_item seq_item_sb;

Logic [FIFO_NDDH-1:0] data in_ref;
Logic rest, n_ref, wn en_ref, nd en_ref;
Logic rest, n_ref, wn en_ref, nd en_ref;
Logic rest, n_ref, wn en_ref, nd en_ref;
Logic wn eak_ref, overlow_ref;
Logic wn eak_ref, overlow_ref;
Logic wn eak_ref, overlow_ref;
Logic full_ref, empty_ref, almostfull_ref, almostempty_ref, underflow_ref,write_read;
reg [2:0] write_pointer=0;
reg [2:0] write_pointer=0;
reg [7:0] word_ref, nem_ref [FIFO_DEPIH-1:0];
function mew(string name=rFIFO_scoreboand", usw_component parent =null);
super_new(name, parent);
this_write_pointer=0;
this_read_pointer=0;
this_read_pointer=0;
this_read_pointer=0;
function void build_phase(usw_phase phase);
super_build_phase(usw_phase phase);
sb_export_ens("sb_export",this);
sb_fifo_neu("sb_export",this);
sb_fifo_neu("sb_export",this);
sb_fifo_neu("sb_export",this);
sb_fifo_neu("sb_export",this);
sb_fifo_neu("sb_export",this);
sb_export_connect(sb_export",this);
sb_export_connect(sb_export",this);
sb_export_connect(sb_export",this);
sb_export_connect(sb_export",this);
sb_export_connect(sb_export",this);
sb_export_connect(sb_export",this);
sb_export_connect(sb_export",this_neu(sb_export);
endfunction
task run_phase(usw_phase);
 endfunction
task run_phase(uvm_phase phase);
super.run_phase(phase);
forever begin
sb fifto.ger(seq item sb);
ref_mode((seq item sb);
if(data_out_ref ----seq_item_sb.data_out)
begin
                                    data_in_ref-seq_item_chk.data_in;

data_in_ref-seq_item_chk.data_in;

rst_n_ref-seq_item_chk.rst_n;

wr_en_ref-seq_item_chk.wr_en;

rd_en_ref-seq_item_chk.nd_en;

write_read-wr_en_ref_8% rd_en_ref_8%write_pointer==read_pointer;

// Implement the golden model logic based on FIFO behavior

// Calculate full_ref, empty_ref, almostfull_ref, almostempty_ref based on fifo_count

full_ref = (fifo_count = 8); // Full when count reaches 8
empty_ref = (fifo_count = 0); // Empty when count is 0
almostfull_ref = (fifo_count = 0); // Almost full at 7
almostempty_ref = (fifo_count = 1); // Almost full at 7
underflow_ref = (rd_en_ref_8%_empty_ref); // Underflow_condition
oddste_fifo_count_based_on_wr_en_and_rd_en_conditions
if(!rst_n_ref)
                                   under!IDW_!er
date fife_count based on wr_en alw ra_e.
if(!rst_n_ref)
fifo_count=0;
else if (wr_en_ref && !rd_en_ref && !full_ref) begin
fifo_count++;
end
                                    end else if (rd_en_ref && !wr_en_ref && !empty_ref) begin fifo_count--;
            fifo_count--;
end
else if ( (\text{iwr_en_ref, rd_en_ref} == 2'bii) && empty_ref)
fifo_count++;
else if ( (\text{iwr_en_ref, rd_en_ref} == 2'bii) && full_ref)
fifo_count--;
// Write operation: Check if write enable is high and FIFO is not full
if (!rst_n_ref) begin
write_pointer = 0;
read_pointer = 0;
end else begin
// Handle simultaneous write and read when write_pointer == read_pointer
if (\text{iwr_en_ref} && rd_en_ref && (\text{write_pointer} == read_pointer)
// Read the old data before it gets overwritten
data_out_ref = mem_ref[read_pointer];
// Write the new data
mem_ref[write_pointer] = data_in_ref;
                    // Increment both pointers (wrap them around using modulo logic)
write_pointer = (write_pointer + 1);
read_pointer = (read_pointer + 1);
end else begin
// Write operation: Check if write enable is high and FIFO is not full
if (wr_en_erf && !full_ref) begin
mem_ref[write_pointer] = data_in_ref;
write_pointer = (write_pointer + 1); // Increment write pointer with wrap around
end
                              end
// Read operation: Check if read enable is high and FIFO is not empty
if (rd_en_ref && !empty_ref) begin
data_out_ref = mem_ref[read_pointer]; // Provide the data for read
read_pointer - (read_pointer + 1); // Increment read pointer with wrap around
                      endtask: ref_model
                            function void report_phase(uvm_phase phase);
                                                 super.report_phase(phase);
uvm_info("report_phase",$sformatf("total successful transaction:%0d",correct_count),UVM_MEDIUM);
uvm_info("reprt_phase",$sformatf("total failed transaction:%0d",error_count),UVM_MEDIUM);
                         endfunction : report_phase
endclass : FIFO_scoreboard
              endpackage : FIFO_scoreboard_pkg
```

FIFO AGENT

```
package FIFO_agent_pkg;

import now_pkg;;;

import FIFO_driven_pkg;;;

import FIFO_cong_(tem_pkg;;);

import FIFO_cong_(tem_pkg;;);

import FIFO_cong_(tem_pkg;;);

import FIFO_cong_tem_pkg;;);

import FIFO_cong_tem_pkg;;;);

import FIFO_cong_tem_pkg;;;;

import FIFO_cong_tem_
```

FIFO SEQUENCER

```
package FIFO_sequencer_pkg;
import uvm_pkg::*;
import FIFO_seq_item_pkg::*;
include "uvm_macros.svh"

class FIFO_sequencer extends uvm_sequencer #(FIFO_seq_item);

uvm_component_utils(FIFO_sequencer);

function new(string name="FIFO_sequencer",uvm_component parent=null);

super.new(name,parent);
endfunction : new

endclass : FIFO_sequencer

endpackage : FIFO_sequencer_pkg
```

FIFO SEQUENCE ITEM

FIFO MONITOR

```
package FIFO monitor _pkg;

import uns_phg;:;

import durn'd_pkg::;

import durn'd_pkg::;

import durn'd_pkg::;

import durn'd_pkg::;

import durn'd_pkg::;

import durn'd_pkg::;

include "uns_macros.svh"

class FIFO_monitor extends uns_monitor;

uns_monitor unstands uns_monitor;

import unstands unstands uns_monitor;

import unstands unst
```

FIFO DRIVER

```
package FIFO_driver_pkg;

import FIFO_config_pkg:*;

import FIFO_config_pkg:*;

import FIFO_seq_item_pkg:*;

import FIFO_seq_item_flo_driver)

import FIFO_onfig_obj flooring_obj driver;

import FIFO_config_obj flooring_obj driver;

import FIFO_seq_item_flo_config_obj driver;

import FIFO_seq_item_flooring_driver, und component parent =null);

import FIFO_seq_item
```

FIFO CONFIGURATION

```
package FIFO_config_pkg;
import uvm_pkg::*;
include "uvm_macros.svh"

class FIFO_config_obj extends uvm_object;

uvm_object_utils(FIFO_config_obj)

virtual FIFO_interface FIFO_config_vif;

function new(string name = "FIFO_config_obj");
super.new(name);
endfunction : new
endclass : FIFO_config_obj

endpackage : FIFO_config_pkg
```

FIFO INTERFACE

```
interface FIFO_interface (
input bit clk

;
input clk input bit input bit input clk, data in;

input clk input clk, data in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

input clk input clk, data_in, rst_n, wr_en, rd_en, output data_out, wr_ack, overflow, full, empty, almostfull, almostempty, underflow);

endinterface : FIFO_interface
```

FIFO DESIGN

```
module FIFO(FIFO interface.DUT FIFO_if);
parameter FIFO WIDTH = 16;
parameter FIFO_DEPTH = 8;
localparam max_fifo_addr = $clog2(FIFO_DEPTH);
 reg [max_fifo_addr-1:0] wr_ptr, rd_ptr;
reg [max_fifo_addr:0] count;
 always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin if (!FIFO_if.rst_n) begin
         wr_ptr <= 0;
FIFO_if.wr_ack<=0;
FIFO_if.overflow<=0;
    end else if (FIFO_if.wr_en && :FIFO_if.full) begin mem[wr_ptr] <= FIFO_if.data_in; FIFO_if.wr_ack <= 1; wr_ptr <= wr_ptr + 1; end
     end
else begin
FIFO_if.wr_ack <= 0;
if (FIFO_if.full && FIFO_if.wr_en)
FIFO_if.overflow <= 1;
FIFO_if.overflow <= 1;
else
FIFO_if.overflow <= 0;
end
end
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
if (!FIFO_if.rst_n) begin
rd_ptr <- 0;
end
else if (FIFO_if.rd_en && !FIFO_if.empty) begin
FIFO_if.data_out <- mem[rd_ptr];
rd_ptr <- rd_ptr + 1;
end
always @(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
if (!FIFO_if.rst_n) begin
count <= 0;
end
else begin
if ( ([FIFO_if.wr_en, FIFO_if.rd_en] == 2'b10) && !FIFO_if.full)
count <= count + 1;
else if ( ([FIFO_if.wr_en, FIFO_if.rd_en] == 2'b11) && !FIFO_if.empty)
count <= count - 1;
else if ( ([FIFO_if.wr_en, FIFO_if.rd_en] == 2'b11) && FIFO_if.empty)
count <= count + 1;
else if ( ([FIFO_if.wr_en, FIFO_if.rd_en] == 2'b11) && FIFO_if.full)
count <= count - 1;
end
end
 always@(posedge FIFO_if.clk or negedge FIFO_if.rst_n) begin
    if (!FIFO_if.rst_n)
          FIFO_IT.FSt_ny
FIFO_if.underflow<=0;
else if(FIFO_if.empty && FIFO_if.rd_en)
FIFO_if.underflow<=1;
          FIFO_if.underflow<=0;
 assign FIFO_if.full = (count == FIFO_DEPTH)? 1 : 0;
assign FIFO_if.empty = (count == 0)? 1 : 0;

//assign FIFO_if.underflow = (FIFO_if.empty && FIFO_if.rd_en)? 1 : 0;

assign FIFO_if.almostfull = (count == FIFO_DEPTH-2)? 1 : 0;

assign FIFO_if.almostempty = (count == 1)? 1 : 0;
```

FIFO SVA

```
ort shared_pkg::*;
   // ASSERTIONS
// Count Validity Property: Ensure that count stays within valid limits
property count valid;
   property count_valid;

@(posedge FIFO_if.clk) disable iff(FIFO_if.rst_n==0) (FIFO_top.dut.count <= FIFO_DEPTH);
endproperty
   assert_count_valid: assert property(count_valid) else $error("Error: FIFO count exceeds FIFO_DEPTH");
cover_count_valid: cover property(count_valid);
  // Overflow Condition Property: Overflow only happens when FIFO_if.full and write is enabled property overflow_cond;

@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full && FIFO_if.wr_en)|=>FIFO_if.overflow==1; endproperty
  assert_overflow_cond: assert property(overflow_cond) else $error("Error: Overflow assertion failed"); cover_overflow_cond: cover property(overflow_cond);
  7, ender riow condition Property: underfile only nappens when FIFO_if.empty and read is enabled
property underflow cond;
@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty && FIFO_if.rd_en)|=>(FIFO_if.underflow ==1);
endproperty
  assert_underflow_cond: assert property(underflow_cond) else $error("Error: Underflow assertion failed");
cover_underflow_cond: cover property(underflow_cond);
  // Full flag Property: Full flag is set when count equals FIFO_DEPTH property full_cond; @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.full == (FIFO_top.dut.count == FIFO_DEPTH)); endproperty
  assert full_cond: assert property(full_cond) else $error("Error: Full flag assertion failed");
cover_full_cond: cover property(full_cond);
  // Empty Flag Property: Empty flag is set when count equals 0
property empty_cond;
@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.empty == (FIFO_top.dut.count == 0));
endproperty
  assert_empty_cond: assert property(empty_cond) else $error("Error: Empty flag assertion failed");
cover_empty_cond: cover property(empty_cond);
  // Almost Full Flag Property: Almost FIFO_if.full flag is set when count equals FIFO_DEPTH-2 property almostfull_cond; @(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostfull == (FIFO_top.dut.count == FIFO_DEPTH-2)); endproperty
  assert_almostfull_cond: assert property(almostfull_cond) else ≸error("Error: Almost FIFO_if.full flag assertion failed"); cover_almostfull_cond: cover property(almostfull_cond);
// Almost Empty Flag Property: Almost FIFO_if.empty flag is set when count equals 1
property almostempty_cond;
@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n) (FIFO_if.almostempty == (FIFO_top.dut.count == 1));
assert_almostempty_cond: assert property(almostempty_cond) else $error("Error: Almost FIFO_if.empty flag assertion failed"); cover_almostempty_cond: cover property(almostempty_cond);
property wr_ptr_valid;
@(posedge FIFO_if.clk) (FIFO_top.dut.wr_ptr < FIFO_DEPTH);
endproperty
assert_wr_ptr_valid: assert property(wr_ptr_valid) else $error("Error: Write pointer out of bounds");
cover_wr_ptr_valid: cover property(wr_ptr_valid);
// Read Pointer Boundaries Property: Read pointer is always within bounds property {\it rd\_ptr\_valid};
@(posedge FIFO_if.clk) (FIFO_top.dut.rd_ptr < FIFO_DEPTH);
endproperty
assert_rd_ptr_valid: assert property(rd_ptr_valid) else ≸error("Error: Read pointer out of bounds"); cover_rd_ptr_valid: cover property(rd_ptr_valid);
```

FIFO VERIFICATION PLAN

Label	*	Design Requirement Description 🔻	Stimulus Generation 🔻	Functional Coverage 🔻	Functionality Check 🔻
FIFO_1		When the reset is asserted, all FIFO signals should be reset to their default values	Reset signal rst_n is randomized with a distribution favoring the deasserted state (98% low, 2% high)		Scoreboard checks to check for the reset functionality
FIFO_2		When wr_en is asserted, data should be written to the FIFO	Randomized wr_en signal driven by a 70% chance of being enabled, along with randomized data_in	Cross coverage of wr_en, rd_en, and wr_ack ensures all write operations	Scoreboard checks to verify correct data is written
FIFO_3		When rd_en is asserted, the FIFO should output the correct data	Randomized rd_en signal driven by a 30% chance of being enabled		Scoreboard checks to verify correct data is read(data_out)
FIFO_4		The overflow signal should be asserted when writing to a full FIFO	Randomized write operations until the FIFO becomes full, using wr_en distribution	Cross coverage of wr_en, rd_en, and overflow signals	Concurrent assertion to check for correct Overflow signal
FIFO_5		The underflow signal should be asserted when reading from an empty FIFO	Randomized read operations until the FIFO becomes empty, using rd_en distribution	Cross coverage of wr_en, rd_en, and underflow	Concurrent assertion to check for correct underflow signal
FIFO_6		The full signal should be asserted when the FIFO is full		Cross coverage of wr_en, rd_en, and full	Concurrent assertion to check for correct full signal assertion
FIFO_7		The empty signal should be asserted when the FIFO is empty		Cross coverage of wr_en, rd_en, and empty	Concurrent assertion to check for correct empty signal assertion
FIFO_8		The almostfull signal should be asserted when the FIFO is nearly full		Cross coverage of wr_en, rd_en, and almostfull	Concurrent assertion to check almostfull behavior
FIFO_9		The almostempty signal should be asserted when the FIFO is nearly empty		Cross coverage of wr_en, rd_en, and almostemoty	Concurrent assertion to check almostempty behavior
FIFO_10		Ensure data integrity between data_in and data_out through correct FIFO operation			Scoreboard checks for data integrity across all transactions
FIFO_11		Ensure that WT_ACK signal is correctly asserted after a valid write operation		Cross coverage of wr_en, rd_en, and wr_ack ensures all write operations	Concurrent assertion to verify correct Wr_ack signal

DO & SOURCE FILES

```
vlib work
vlog -f src_files.list +cover -covercells
vsim -voptargs-acc work.FIFO_top -classdebug -uvmcontrol=all -cover
add wave /FIFO_top/FIFO_fiPs_fiPs
coverage save FIFO_top.ucdb -onexit
run =all
coverage save FIFO_top.ucdb -onexit
run =all
coverage exclude -cvgpath (/FIFO_coverage_pkg/FIFO_coverage_gp/wr_ack_cv/<auto[0],auto[1],auto[1]>} {/FIFO_coverage_pkg/FIFO_coverage_FIFO_coverage_gp/wr_ack_cv/<auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],auto[0],
```

```
1 FIFO.sv
2 FIFO_agent_pkg.sv
3 FIFO_config_pkg.sv
4 FIFO_coverage_pkg.sv
5 FIFO_driver_pkg.sv
6 FIFO_ENV_pkg.sv
7 FIFO_monitor_pkg.sv
8 FIFO_scoreboard_pkg.sv
9 FIFO_sequencer_pkg.sv
10 FIFO_sequences.sv
11 FIFO_seq_item_pkg.sv
12 FIFO_SVA.sv
13 FIFO_TEST_pkg.sv
14 FIFO_top_sv
15 interface.sv
16 shared_pkg.sv
```

BUG REPORT

In the FIFO design, I addressed several critical bugs and improved the functionality. First, I changed the underflow signal from combinational to sequential, ensuring that it is updated based on the state of the FIFO during the clock edge. Additionally, I implemented a priority system where, if both write enable (wr_en) and read enable (rd_en) are high, the FIFO prioritizes writing when it is empty and reading when it is full. To manage the count effectively, I utilized the full and empty flags instead of directly comparing count, ensuring accurate updates to the count based on the current operations. These changes significantly enhance the robustness and functionality of the FIFO design. Furthermore, I reset the wr_ack and overflow flags.

COVERAGE REPORT

CODE COVERAGE

ranch Coverage:					
Enabled Coverage	Bins	Hi	ts	Misses	Coverage
		(-)-			
Branches	26		26	0	100.00%
	=====Branch	Details	=====		
ondition Coverage:					
Enabled Coverage	Bins	Covered	Mi	sses Co	verage
	12222	V2121212	(7 <u>232</u>)		
Conditions	24	24		0 1	.00.00%
	=====Con <mark>d</mark> itio	n Detail	5====	======	.=======
atement Coverage:					
Enabled Coverage	Bins	Hits	Misses	Coverag	ge
	E159403				1 120 100
Statements	28	28	0	100.00	19/

Toggle Coverage for instance /FIFO top/dut --

Node	1H->0L	0L->1H	"Coverage"	
count[3-0]	1	1	100.00	
rd_ptr[2-0]	1	1	100.00	
wr ptr[2-0]	1	1	100.00	

Total Node Count = 10
Toggled Node Count = 10
Untoggled Node Count = 0

Toggle Coverage = 100.00% (20 of 20 bins)

=== Instance: /FIFO_top/FIFO_if
=== Design Unit: work.FIFO_interface

Toggle Coverage:

 Enabled Coverage
 Bins
 Hits
 Misses
 Coverage

 Toggles
 86
 86
 0
 100.00%

Toggle Coverage for instance /FIFO_top/FIFO_if --

Node	1H->0L	0L->1H	"Coverage"
400			
almostempty	1	1	100.00
almostfull	1	1	100.00
clk	1	1	100.00
data_in[15-0]	1	1	100.00
data_out[15-0]	1	1	100.00
empty	1	1	100.00
full	1	1	100.00
overflow	1	1	100.00
rd_en	1	1	100.00
rst_n	1	1	100.00
underflow	1	1	100.00
wr_ack	1	1	100.00
wr_en	1	1	100.00

Total Node Count = 43
Toggled Node Count = 43
Untoggled Node Count = 0

Toggle Coverage = 100.00% (86 of 86 bins)

FUNCTIONAL COVERAGE

Covergroup Coverage:

Covergroups 1 na na 100.00% Coverpoints/Crosses 22 na na na Covergroup Bins 78 78 0 100.00%

Covergroup Metric Goal Bins Status

ASSERTIONS COVERAGE

DIRECTIVE COVERAGE:

Name	Design Design Unit UnitType	Lang File(Line)	Hits Status
/FIFO top/dut/FIFO SVA IF/cover coun	t valid		
	The second secon	SVA FIFO SVA.sv	(11) 2955 Covered
/FIFO top/dut/FIFO SVA IF/cover over-	flow cond	-	
	FIFO SVA Verilog	SVA FIFO SVA.sv	(19) 1125 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_under	rflow_cond		
	FIFO_SVA Verilog	SVA FIFO_SVA.sv	(27) 973 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_full	_cond		
	FIFO_SVA Verilog	SVA FIFO_SVA.sv	(35) 2955 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_empty	y_cond		
	FIFO_SVA Verilog	SVA FIFO_SVA.sv	(43) 2955 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_almos	stfull_cond		
	X1:	SVA FIFO_SVA.sv	(51) 2955 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_almos			
		SVA FIFO_SVA.sv	(59) 2955 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_wr_p	-		
		SVA FIFO_SVA.sv	(67) 3001 Covered
/FIFO_top/dut/FIFO_SVA_IF/cover_rd_p	The state of the s		
	FIFO_SVA Verilog	SVA FIFO_SVA.sv	(75) 3001 Covered

TOTAL DIRECTIVE COVERAGE: 100.00% COVERS: 9

ASSERTION RESULTS:

ASSERTION RESULTS:

lame	File(Line)	Failure Count	Pass Count
'FIFO top/du	t/FIFO SVA IF/assert count valid		
	FIFO SVA.sv(10)	0	1
'FIFO top/du	t/FIFO SVA IF/assert overflow con	nd	
No. Unidenta — Albert Mai Martine	FIFO_SVA.sv(18)	0	1
/FIFO_top/du	t/FIFO SVA IF/assert underflow co	ond	
36 <u>75</u> - 48	FIFO_SVA.sv(26)	0	1
'FIFO_top/du	t/FIFO_SVA_IF/assert_full_cond		
	FIFO_SVA.sv(34)	0	1
['] FIFO_top/du	t/FIFO_SVA_IF/assert_empty_cond		
	FIFO_SVA.sv(42)	0	1
'FIFO_top/du	t/FIFO_SVA_IF/assert_almostfull_o	c <mark>ond</mark>	
	FIFO_SVA.sv(50)	0	1
'FIFO_top/du	t/FIFO_SVA_IF/assert_almostempty	_cond	
	FIFO_SVA.sv(58)	0	1
'FIFO_top/du	t/FIFO_SVA_IF/assert_wr_ptr_valid	d	
	FIFO_SVA.sv(66)	0	1
'FIFO_top/du	t/FIFO_SVA_IF/assert_rd_ptr_valid	d	
	FIFO_SVA.sv(74)	0	1
'FIFO_sequen	ces/FIFO_main_wr/body/#ublk#8487	8499#66/immed6	9
	FIFO_sequences.sv(69)	0	1

SIMULATION RESULTS

```
You are using a version of the UVM library that has been compiled with 'UVM_OBJECT_MUST_HAVE_CONSTRUCTOR undefined.
See http://www.eda.org/svdb/view.php?id=3770 for more details.
                        (Specify +UVM NO RELNOTES to turn off this notice)
 UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(277) 0 0: reporter [Questa_UVM] QUESTA_UVM-1.2.3
UVM_INFO verilog_src/questa_uvm_pkg-1.2/src/questa_uvm_pkg.sv(278) 0 0: reporter [Questa_UVM] questa_uvm::init(all)
UVM_INFO 0: reporter [RNTST] Running test FIFO_test...
UVM_INFO FIFO_TEST_pkg.sv(35) 0 0: uvm_test_top [run_phase] Resset asserted.
* Questa UVM Transaction Recording Turned ON.

* recording_detail has been set.

* To turn off, set 'recording_detail' to off:


* uvm_config_db*(int) ::set(null, "", "recording_detail", 0);

* uvm_config_db*(int) ::set(null, "", "recording_detail", 0);

* uvm_config_db*(uvm_bitstream_t)::set(null, "", "recording_detail", 0);

* uvm_config_db*
   --- UVM Report Summary -
  ** Report counts by severity
l ii
                                                                                                                                                                                                                                                                                                                97f3 | 1464 | 5ddb | ee9b | 7435 | 69b6 | b249 | 00f2
                                                                                                  19688 113ff 10a17 1 1/7f9e 163f2 (feds. 1 Scae. 1 b7a5
                                                                                                                                                                                                                                               745 [5/96
```

Overview of the UVM Testbench for FIFO Verification



The Universal Verification Methodology (UVM) testbench designed for verifying a FIFO (First-In-First-Out) module is a comprehensive framework that systematically drives stimuli, monitors DUT (Design Under Test) behavior, and analyzes outputs to ensure correct functionality. Here's a summarized breakdown of how the UVM testbench operates:

1. Top Module Integration

The top module serves as the central hub, integrating the FIFO design with the UVM testbench environment. It instantiates the FIFO DUT and connects it to the verification components via a dedicated interface. This interface facilitates communication between the DUT and various UVM components such as drivers, monitors, and scoreboards.

2. Configuration Setup

A configuration package establishes the necessary settings and references for the testbench. It defines configuration objects that hold references to the virtual interface, ensuring that all verification components have consistent access to the DUT's signals. This setup is crucial for maintaining a unified environment where components can interact seamlessly.

3. Driving the Interface

The **FIFO_driver** component is responsible for generating and applying input transactions to the DUT. It fetches sequence items from the sequencer, which define specific operations like write or read commands, and drives these signals onto the DUT's interface. The driver ensures that the DUT receives a diverse set of stimuli, simulating real-world usage scenarios.

4. Generating Sequences

Sequences define the pattern and type of transactions sent to the DUT. Various sequences are implemented to cover different operational modes:

- **Reset Sequence:** Initializes the FIFO by asserting and deasserting the reset signal.
- Write Sequence: Generates a series of write operations to populate the FIFO.
- **Read Sequence:** Initiates read operations to retrieve data from the FIFO.
- **Mixed Read/Write Sequence:** Simultaneously performs read and write operations to test concurrent access scenarios.

These sequences utilize randomized and constrained transaction items to ensure comprehensive coverage of possible FIFO states and behaviors.

5. Monitoring DUT Behavior

The **FIFO_monitor** continuously observes the DUT's interface signals, capturing both inputs and outputs without altering them. It translates these signal states into transaction objects that are forwarded to analysis ports. This monitoring is essential for tracking the DUT's behavior in response to the driven stimuli and for collecting data for coverage and scoreboarding.

6. Coverage Collection

The **FIFO_coverage** component defines coverage groups that track the occurrence of various transaction combinations and states. By sampling transactions captured by the monitor, it ensures that all functional scenarios, such as different combinations of write and read operations and various FIFO status flags, are exercised during simulation. This comprehensive coverage analysis helps identify untested areas of the design.

7. Scoreboarding and Output Analysis

The **FIFO_scoreboard** plays a critical role in functional verification by comparing the DUT's outputs against a reference model. It receives transactions from the monitor, computes the expected behavior based on the input signals, and verifies that the DUT's outputs match the expected results. The scoreboard maintains counters for correct and erroneous transactions, providing detailed logs for any discrepancies found during simulation.

8. Assertions for Property Verification

SystemVerilog Assertions (SVAs) are embedded in the testbench to automatically check critical aspects of the FIFO's functionality. These assertions help ensure that the design operates correctly under specific conditions, such as checking for illegal states or validating correct signal transitions during simulation.defined depth or drops below zero.

9. Agent in the Environment

The **FIFO_agent** plays a crucial role in the environment by encapsulating the essential components needed for verification, including the sequencer, driver, and monitor. It is responsible for managing the creation and connection of these components during the build_phase and connect_phase. The **sequencer** generates transactions that are sent to the **driver**, which applies these stimuli to the DUT via the interface signals. Simultaneously, the **monitor** observes the DUT's outputs and forwards these transactions through an analysis port, enabling scoreboarding and coverage collection. The agent ensures that data flows seamlessly between the driver and monitor and that the stimuli and responses are properly tracked throughout the simulation. This coordination allows the testbench to apply stimuli and collect results efficiently, forming the backbone of the verification environment.

10. Environment and Agent Coordination

The **FIFO_Env** encapsulates all verification components, including agents, coverage collectors, and the scoreboard. It orchestrates the interactions between these components, ensuring that data flows correctly from drivers through monitors to scoreboards and coverage units. The environment manages the lifecycle of verification components and facilitates communication through analysis ports and exports.

11. Test Execution and Reporting

The **FIFO_test** class coordinates the overall verification process. It initializes the environment, configures components, and initiates the execution of various sequences. During the run phase, it raises objections to keep the simulation active until all activities are completed. After simulation, the testbench aggregates results from the scoreboard and coverage components, providing a summary of successful and failed transactions as well as coverage metrics. This reporting phase offers a clear overview of the FIFO's verification status, highlighting areas that passed or require further attention.

SystemVerilog Assertions for FIFO Functionality

Feature (Explanation)	Assertion
Count is always within valid limits	@(posedge FIFO_if.clk) disable iff(FIFO_if.rst_n==0) (FIFO_top.dut.count <= FIFO_DEPTH);
Overflow happens only when FIFO is full and write is enabled	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.full && FIFO_if.wr_en) => FIFO_if.overflow == 1;
Underflow happens only when FIFO is empty and read is enabled	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.empty && FIFO_if.rd_en) => FIFO_if.underflow == 1;
Full flag is set only when count equals FIFO depth	<pre>@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.full == (FIFO_top.dut.count == FIFO_DEPTH));</pre>
Empty flag is set only when count equals zero	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.empty == (FIFO_top.dut.count == 0));
Almost full flag is set when count equals FIFO depth - 2	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.almostfull == (FIFO_top.dut.count == FIFO_DEPTH-2));
Almost empty flag is set when count equals 1	@(posedge FIFO_if.clk) disable iff(!FIFO_if.rst_n)(FIFO_if.almostempty == (FIFO_top.dut.count == 1));
Write pointer always remains within FIFO depth	@(posedge FIFO_if.clk) (FIFO_top.dut.wr_ptr < FIFO_DEPTH);
Read pointer always remains within FIFO depth	@(posedge FIFO_if.clk) (FIFO_top.dut.rd_ptr < FIFO_DEPTH);