

References

- [1] R. Wilhelm, J. Engblom, A. Ermedahl, N. Holsti, S. Thesing, D. Whalley, G. Bernat, C. Ferdinand, R. Heckmann, T. Mitra, F. Mueller, I. Puaud, P. Puschner, J. Staschulat, and P. Stenström, “The worst-case execution-time problem - overview of methods and survey of tools,” vol. 7, no. 3, pp. 36:1–36:53. doi: 10.1145/1347375.1347389. [Online]. Available: <https://doi.org/10.1145/1347375.1347389>
- [2] P. Lokuciejewski and P. Marwedel, “WCC—WCET-aware c compiler,” in *Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems*, ser. Embedded Systems, P. Lokuciejewski and P. Marwedel, Eds. Springer Netherlands, pp. 23–59. ISBN 978-90-481-9929-7. [Online]. Available: https://doi.org/10.1007/978-90-481-9929-7_3
- [3] P. Puschner, D. Prokesch, B. Huber, J. Knoop, S. Hepp, and G. Gebhard, “The t-CREST approach of compiler and WCET-analysis integration,” in *16th IEEE International Symposium on Object/component/service-oriented Real-time distributed Computing (ISORC 2013)*. doi: 10.1109/ISORC.2013.6913220 pp. 1–8, ISSN: 2375-5261.
- [4] K. Juvva. Real-time systems. [Online]. Available: https://users.ece.cmu.edu/~koopman/des_s99/real_time/
- [5] S. Baruah, H. Li, and L. Stougie, “Towards the design of certifiable mixed-criticality systems,” in *2010 16th IEEE Real-Time and Embedded Technology and Applications Symposium*. doi: 10.1109/RTAS.2010.10 pp. 13–22, ISSN: 1545-3421.
- [6] M. Zimmer, D. Broman, C. Shaver, and E. A. Lee, “FlexPRET: A processor platform for mixed-criticality systems,” in *2014 IEEE 19th Real-Time and Embedded Technology and Applications Symposium*

- (RTAS). doi: 10.1109/RTAS.2014.6925994 pp. 101–110, ISSN: 1545-3421.
- [7] M. Schoeberl, P. Schleuniger, W. Puffitsch, F. Brandner, and C. Probst, “Towards a time-predictable dual-issue microprocessor: The patmos approach.” doi: 10.4230/OASICS.PPES.2011.11 pp. 11–21.
 - [8] G. Buttazzo, *Hard Real-Time Computing Systems: Predictable Scheduling Algorithms and Applications*, 3rd ed., ser. Real-Time Systems Series. Springer US. ISBN 978-1-4614-0675-4. [Online]. Available: <https://www.springer.com/gp/book/9781461406754>
 - [9] B. Sprunt, L. Sha, and J. Lehoczky, “Aperiodic task scheduling for hard-real-time systems,” vol. 1, no. 1, pp. 27–60. doi: 10.1007/BF02341920. [Online]. Available: <https://doi.org/10.1007/BF02341920>
 - [10] R. L. Graham, “Bounds on multiprocessing timing anomalies,” vol. 17, no. 2, pp. 416–429, publisher: Society for Industrial and Applied Mathematics. [Online]. Available: <https://www.jstor.org/stable/2099572>
 - [11] B. Andersson and J. Jonsson, “Fixed-priority preemptive multiprocessor scheduling: to partition or not to partition,” in *Proceedings Seventh International Conference on Real-Time Computing Systems and Applications*. doi: 10.1109/RTCSA.2000.896409 pp. 337–346, ISSN: 1530-1427.
 - [12] S. K. Dhall and C. L. Liu, “On a real-time scheduling problem,” vol. 26, no. 1, pp. 127–140, publisher: INFORMS. [Online]. Available: <https://www.jstor.org/stable/169896>
 - [13] S. Thesing, J. Souyris, R. Heckmann, F. Randimbivololona, M. Langenbach, R. Wilhelm, and C. Ferdinand, “An abstract interpretation-based timing validation of hard real-time avionics software,” in *2003 International Conference on Dependable Systems and Networks, 2003. Proceedings*. doi: 10.1109/DSN.2003.1209972 pp. 625–632.
 - [14] R. Heckmann and C. Ferdinand, “aiT: Worst-case execution time prediction by static program analysis,” vol. 156. doi: 10.1109/IPDPS.2004.1303088

- [15] B. Lisper, “SWEET – a tool for WCET flow analysis (extended abstract),” pp. 482–485. [Online]. Available: <http://urn.kb.se/resolve?urn=urn:nbn:se:mdh:diva-26836>
- [16] N. Holsti, T. Långbacka, and S. Saarinen, “Worst-case execution time analysis for digital signal processors,” in *2000 10th European Signal Processing Conference*, pp. 1–4.
- [17] J. Gustafsson, B. Lisper, C. Sandberg, and N. Bermudo, “A tool for automatic flow analysis of c-programs for WCET calculation,” in *Proceedings of the Eighth International Workshop on Object-Oriented Real-Time Dependable Systems, 2003. (WORDS 2003)*. doi: 10.1109/WORDS.2003.1218072 pp. 106–112.
- [18] J. Gustafsson, “Analyzing execution-time of object-oriented programs using abstract interpretation.”
- [19] S. Edwards and E. Lee, “The case for the precision timed (PRET) machine.” doi: 10.1109/DAC.2007.375165. ISBN 978-1-59593-627-1 pp. 264–265.
- [20] R. Heckmann, M. Langenbach, S. Thesing, and R. Wilhelm, “The influence of processor architecture on the design and results of WCET tools,” vol. 91, pp. 1038–1054. doi: 10.1109/JPROC.2003.814618
- [21] C. Berg, J. Engblom, and R. Wilhelm, “Requirements for and design of a processor with predictable timing.”
- [22] L. Thiele and R. Wilhelm, “Design for time-predictability.”
- [23] C. Cullmann, C. Ferdinand, G. Gebhard, D. Grund, C. Maiza, J. Reineke, B. Triquet, and R. Wilhelm, “Predictability considerations in the design of multi-core embedded systems,” pp. 36–42.
- [24] M. Delvai, W. Huber, P. Puschner, and A. Steininger, “Processor support for temporal predictability - the SPEAR design example,” in *15th Euromicro Conference on Real-Time Systems, 2003. Proceedings*. doi: 10.1109/EMRTS.2003.1212740 pp. 169–176.
- [25] J. Yan and W. Zhang, “A time-predictable VLIW processor and its compiler support,” vol. 38, no. 1, pp. 67–84. doi: 10.1007/s11241-007-9030-5. [Online]. Available: <https://doi.org/10.1007/s11241-007-9030-5>

- [26] C. Rochange and P. Sainrat, “A time-predictable execution mode for superscalar pipelines with instruction prescheduling.” doi: 10.1145/1062261.1062312 pp. 307–314.
- [27] J. Whitham and N. Audsley, “Time-predictable out-of-order execution for hard real-time systems,” vol. 59, no. 9, pp. 1210–1223. doi: 10.1109/TC.2010.109. [Online]. Available: <http://ieeexplore.ieee.org/document/5467051/>
- [28] C. Pitter, “Time-predictable memory arbitration for a java chip-multiprocessor.” doi: 10.1145/1434790.1434808 pp. 115–122.
- [29] L. Isaac, J. Reineke, D. Broman, M. Zimmer, and E. Lee, “A PRET microarchitecture implementation with repeatable timing and competitive performance.” IEEE conference proceedings, pp. 87–93. [Online]. Available: <http://urn.kb.se/resolve?urn=urn:nbn:se:kth:diva-163783>
- [30] A. El-Haj-Mahmoud, A. Al-Zawawi, A. Anantaraman, and E. Rotenberg, “Virtual multiprocessor: an analyzable, high-performance architecture for real-time computing.” doi: 10.1145/1086297.1086326 pp. 213–224.
- [31] C. Ferdinand, K. Goossens, J. Baptista, S. Mazzini, M. Schoeberl, S. Hansen, N. Audsley, and P. Puschner, “Survey of time-predictable NOCs and their WCET analysis.” [Online]. Available: <http://storage.ning.com/topology/rest/1.0/file/get/1145661077?profile=original>
- [32] T. Bjerregaard and J. Sparso, “A router architecture for connection-oriented service guarantees in the MANGO clockless network-on-chip,” in *Design, Automation and Test in Europe*. doi: 10.1109/DATE.2005.36 pp. 1226–1231 Vol. 2, ISSN: 1558-1101.
- [33] P. T. Wolkotte, G. J. M. Smit, G. K. Rauwerda, and L. T. Smit, “An energy-efficient reconfigurable circuit-switched network-on-chip,” in *19th IEEE International Parallel and Distributed Processing Symposium*. doi: 10.1109/IPDPS.2005.95 pp. 8 pp.–, ISSN: 1530-2075.
- [34] K. Goossens, J. Dielissen, and A. Radulescu, “AEthereal network on chip: concepts, architectures, and implementations,” vol. 22, no. 5, pp. 414–421. doi: 10.1109/MDT.2005.99 Conference Name: IEEE Design Test of Computers.

- [35] M. Millberg, E. Nilsson, R. Thid, S. Kumar, and A. Jantsch, “The nostrum backbone-a communication protocol stack for networks on chip,” in *17th International Conference on VLSI Design. Proceedings*. doi: 10.1109/ICVD.2004.1261005 pp. 693–696.
- [36] P. R. Panda, “Memory architectures,” in *Handbook of Hardware/Software Codesign*, S. Ha and J. Teich, Eds. Springer Netherlands, pp. 411–441. ISBN 978-94-017-7267-9. [Online]. Available: https://doi.org/10.1007/978-94-017-7267-9_14
- [37] K. Goossens, M. Koedam, A. Nelson, S. Sinha, S. Goossens, Y. Li, G. Breaban, R. Kampenhout, R. Tavakoli, J. Valencia, H. Balef, B. Akesson, S. Stuijk, M. Geilen, D. Goswami, and M. Nabi, “NoC-based multiprocessor architecture for mixed-time-criticality applications,” pp. 1–40.
- [38] J. Reineke, I. Liu, H. D. Patel, S. Kim, and E. A. Lee, “PRET DRAM controller: Bank privatization for predictability and temporal isolation,” in *2011 Proceedings of the Ninth IEEE/ACM/IFIP International Conference on Hardware/Software Codesign and System Synthesis (CODES+ISSS)*. doi: 10.1145/2039370.2039388 pp. 99–108.
- [39] H. Kim, D. Broman, E. A. Lee, M. Zimmer, A. Shrivastava, and J. Oh, “A predictable and command-level priority-based DRAM controller for mixed-criticality systems,” in *21st IEEE Real-Time and Embedded Technology and Applications Symposium*. doi: 10.1109/RTAS.2015.7108455 pp. 317–326, ISSN: 1545-3421.
- [40] J. L. Hennessy and D. A. Patterson, *Computer Architecture, Fifth Edition: A Quantitative Approach*, 5th ed. Morgan Kaufmann Publishers Inc. ISBN 978-0-12-383872-8
- [41] C. Ferdinand and R. Wilhelm, “Efficient and precise cache behavior prediction for real-time systems,” vol. 17, no. 2, pp. 131–181. doi: 10.1023/A:1008186323068. [Online]. Available: <https://doi.org/10.1023/A:1008186323068>
- [42] S. Mittal, “A survey of techniques for cache partitioning in multicore processors,” vol. 50, no. 2, pp. 27:1–27:39. doi: 10.1145/3062394. [Online]. Available: <https://doi.org/10.1145/3062394>

- [43] ———, “A survey of techniques for cache locking,” vol. 21, no. 3, pp. 49:1–49:24. doi: 10.1145/2858792. [Online]. Available: <https://doi.org/10.1145/2858792>
- [44] I. Puaut and C. Pais, “Scratchpad memories vs locked caches in hard real-time systems: a quantitative comparison,” in *Automation Test in Europe Conference Exhibition 2007 Design*. doi: 10.1109/DATE.2007.364510 pp. 1–6, ISSN: 1558-1101.
- [45] Y. Zhao, J. Liu, and E. Lee, “A programming model for time-synchronized distributed real-time systems.” doi: 10.1109/RTAS.2007.5 pp. 259–268.
- [46] A. Benveniste, P. Caspi, S. Edwards, N. Halbwachs, P. Guernic, and R. Simone, “The synchronous languages 12 years later,” vol. 91, pp. 64–83. doi: 10.1109/JPROC.2002.805826
- [47] N. J. H. Ip and S. Edwards, “A processor extension for cycle-accurate real-time software,” in *EUC*. doi: 10.1007/11802167_46
- [48] B. Lickly, I. Liu, S. Kim, H. Patel, S. Edwards, and E. Lee, “Predictable programming on a precision timed architecture.” doi: 10.1145/1450095.1450117 pp. 137–146.
- [49] D. Bui, E. Lee, I. Liu, H. Patel, and J. Reineke, “Temporal isolation on multiprocessing architectures.” doi: 10.1145/2024724.2024787 pp. 274–279.
- [50] C. Ferdinand, “Worst case execution time prediction by static program analysis,” in *18th International Parallel and Distributed Processing Symposium, 2004. Proceedings*. doi: 10.1109/IPDPS.2004.1303088 pp. 125–.
- [51] H. Falk and P. Lokuciejewski, “A compiler framework for the reduction of worst-case execution times,” vol. 46, no. 2, pp. 251–300. doi: 10.1007/s11241-010-9101-x. [Online]. Available: <https://doi.org/10.1007/s11241-010-9101-x>
- [52] P. Lokuciejewski and P. Marwedel, *Worst-Case Execution Time Aware Compilation Techniques for Real-Time Systems*. ISBN 978-90-481-9928-0

- [53] P. Lokuciejewski, D. Cordes, H. Falk, and P. Marwedel, “A fast and precise static loop analysis based on abstract interpretation, program slicing and polytope models,” in *2009 International Symposium on Code Generation and Optimization*. doi: 10.1109/CGO.2009.17 pp. 136–146.
- [54] M. P. I. Forum, “MPI: A message-passing interface standard version 4.0.” [Online]. Available: <https://www.mpi-forum.org/docs/>
- [55] A. Stegmeier, M. Frieb, J. Mische, and T. Ungerer, “Analysing real-time behaviour of collective communication patterns in MPI,” in *Proceedings of the 26th International Conference on Real-Time Networks and Systems*, ser. RTNS ’18. Association for Computing Machinery. doi: 10.1145/3273905.3273906. ISBN 978-1-4503-6463-8 pp. 137–147. [Online]. Available: <https://doi.org/10.1145/3273905.3273906>
- [56] O. P. Gangwal, A. Rădulescu, K. Goossens, S. González Pestana, and E. Rijpkema, “Building predictable systems on chip: An analysis of guaranteed communication in the aethereal network on chip,” in *Dynamic and Robust Streaming in and between Connected Consumer-Electronic Devices*, ser. Philips Research, P. van der Stok, Ed. Springer Netherlands, pp. 1–36. ISBN 978-1-4020-3454-1. [Online]. Available: https://doi.org/10.1007/1-4020-3454-7_1
- [57] R. B. Sørensen, “Time-predictable communication on a time-division multiplexing network-on-chip multicore,” publisher: Technical University of Denmark. [Online]. Available: <https://orbit.dtu.dk/en/publications/time-predictable-communication-on-a-time-division-multiplexing-ne>
- [58] M. Frieb, A. Stegmeier, J. Mische, and T. Ungerer, “Employing MPI collectives for timing analysis on embedded multi-cores.” doi: 10.4230/OASIs.WCET.2016.10