Lab 2


Sara Frazer 10/23/23

CDA 3203 Computer Logic Design Fall 2023


> Dr. Maria Petrie Florida Atlantic University

Part 1: A 1-bit Half Adder to add 2 binary bits (A, B) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates


Project settings




Truth Table



K Maps and Simplest Sum of Products




NAND Circuit




VHDL Code

```
HalfAdder_SaraFrazer.vhd
                      --lab 2 Sara Frazer
2
                     library IEEE:
44 05
                    use ieee.std_logic_l164.all;
              3
              4 5
T
                   mentity HalfAdder_SaraFrazer is
                         port
特斯
                   225
1 %
                               --input ports
A, B :in STD_LOGIC;
--output ports
              8
              9
2 %
             10
0 5
             11
                               Cout, Sum : out STD_LOGIC
             12
1
             13
14
                    end HalfAdder_Sarafrazer;
267 ab/
                  15
| ....
             17
18
19
                   ≅begin
                          w1<= A NAND A; -- A not
w2<= B NAND B; -- B not
             20
                          w2<= B NAND B; -- B not
w3<= w1 NAND B; -- (A,B)'
w4<= w2 NAND A; -- (A,B)'
w5<= A NAND B; -- (A,B)'
sum<= w3 NAND w4; -- ((A'B)'(A, B')')' using DeMorgan = A'B + AB'
Cout<= w5 NAND w5; -- (A,B)''=(A,B)</pre>
             21
             22
             23
             24
                  mend Structure;
```


Successful Compilation






Part 2: A 1-bit Full Adder to add 2 binary bits (A, B) and a 1-bit Carry-in (Cin) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates.


Project Settings




Truth Table



K Maps and Simplest Sum of Products





Simplest NAND Circuit



```
FollAdder SaraFrazer Magnetic Components of the Component Manual SaraFrazer Is a least of the Component Manual SaraFrazer Is cout, was cout std Logic; end component Manual SaraFrazer Is cout, was cout std Logic; end component Manual SaraFrazer Is cout, was cout std Logic; end component Manual SaraFrazer Is co
```

Successful Compilation






Part 3: A 4-bit Adder to add 2 4 bit binary numbers (A3,A2,A1,A0 and B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built

Project Settings




Circuit Drawing





```
Adder4_SaraFrazer.Vhd
                   ≡-- 4 bit adder
-- Sara Frazer
44
                     LIBRARY ieee;
                     USE ieee.std logic 1164.ALL;
24
                  ENTITY Adder4_SaraFrazer IS
PORT(A, B: IN STD_LOGIC_VECTOR (3 downto 0);
()
賃
                                 cin: IN STD LOGIC;
cout: OUT STD LOGIC;
sum: OUT STD LOGIC VECTOR (3 downto 0));
賃
 1
           11
12
                   END Adder4 SaraFrazer;
%
%
                  MARCHITECTURE structure of Adder4_SaraFrazer IS
           14
15
                           SIGNAL w0, w1, w2: STD LOGIC;
           16
                  COMPONENT FullAdder SaraFrazer IS
 0
                  PORT (A, B, cin: IN STD LOGIC;
cout, sum: OUT STD LOGIC);
END COMPONENT FullAdder SaraFrazer;
           17
18
Z
           19
20
           21
                     FEGIN
fa0: FullAdder SaraFrazer FORT MAP (A(0), B(0), cin, w0, sum(0));
fa1: FullAdder SaraFrazer FORT MAP (A(1), B(1), w0, w1, sum(1));
fa2: FullAdder SaraFrazer FORT MAP (A(2), B(2), w1, w2, sum(2));
fa3: FullAdder SaraFrazer FORT MAP (A(3), B(3), w2, cout, sum(3));
267
268
           22
           23
ab,
           24
 1
                     END structure;
\rightarrow
2
```

Successful Compilation




Use Cases






Part 4: A 8-bit Adder to add 2 8-bit binary numbers (A7,A6,A5,A4,A3,A2,A1,A0 and B7,B6,B5,B4,B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S7,S6,S5,S4,S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built.

Project Settings





Circuit Drawing



```
Adder8_SaraFrazer.vhd
                     ■-- 8 bit adder
-- Sara Frazer
44
                       LIBRARY ieee;
USE ieee.std_logic_ll64.ALL;
25
                     ■ ENTITY Adder8_SaraFrazer IS
 Œ
                            PORT(A, B: IN STD_LOGIC_VECTOR (7 downto 0);
cin: IN STD_LOGIC;
cout: OUT STD_LOGIC;
sum: OUT STD_LOGIC VECTOR (7 downto 0));
隼
             10
%
             11
12
                      END Adder8 SaraFrazer;
             13
14
2
                     ■ ARCHITECTURE structure of Adder8_SaraFrazer IS
 ×
             15
16
17
18
19
20
                              SIGNAL w: STD_LOGIC;
  0
                    COMPONENT FullAdder_SaraFrazer IS
FORT (A, B, cin : IN STD LOGIC;
cout, sum : OUT STD_LOGIC);
END COMPONENT FullAdder_SaraFrazer;
Z
 267
268
             22
                    ■ COMPONENT Adder4_SaraFrazer IS
■ FORT (A, B: IN STD_LOGIC_VECTOR (3 downto 0);
cin: IN STD_LOGIC;
cout: OUT STD_LOGIC;
             23
24
 ab
             25
26
 .....
                       sum: OUT SID LOGIC VECTOR (3 downto 0));
END COMPONENT Adder4 SaraFrazer;
             27
28
  E
 2
             29
                       A0 : Adder4 SaraFrazer PORT MAP (A(3 downto 0), B(3 downto 0), cin, w, sum(3 downto 0));
A1 : Adder4 SaraFrazer PORT MAP (A(7 downto 4), B(7 downto 4), w, cout, sum(7 downto 4));
             33
                       END structure;
```

Successful Compilation






Part 5: A 16-bit Adder to add 2 16-bit binary numbers (A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0 and B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 16-bit Sum(S15, S14, S13, S12, S11, S10, S9, S8, S7, S6, S5, S4, S3, S2, S1, S0) and 1-bit Carry-out (Cout) with component you built

Project Settings



Circuit drawing



Successful Compilation

