

Lab 2

Sara Frazer

10/23/23

CDA 3203 Computer Logic Design

Fall 2023

Dr. Maria Petrie

Florida Atlantic University

Part 1: A 1-bit Half Adder to add 2 binary bits (A, B) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates

Project settings

New Project Wizard: Summary [page 5 of 5] X

When you click Finish, the project will be created with the following settings:

Project directory:
Z:/LogicDesign/Lab2_SaraFrazer/

Project name: HalfAdder_SaraFrazer

Top-level design entity: HalfAdder_SaraFrazer

Number of files added: 0

Number of user libraries added: 0

Device assignments:

Family name: MAX3000A

Device: EPM3064ALC44-10

EDA tools:

Design entry/synthesis: <None>

Simulation: <None>

Timing analysis: <None>

Operating conditions:

Core voltage: 3.3V

Junction temperature range: 0-85 °C

< Back Next > Finish Cancel

Truth Table

Half adder

Truth table

A	B	calc A+B	cout	Sum
0	0	0	0	0
0	1	1	0	1
1	0	1	0	1
1	1	2	1	0

K Maps and Simplest Sum of Products

K Maps

Sum

A \ B	0	1
0	0	1
1	1	0


$A'B + AB'$

cout

A \ B	0	1
0	0	0
1	0	1

AB


NAND Circuit




VHDL Code

```
HalfAdder_SaraFrazer.vhd
1  --lab 2 Sara Frazer
2  library IEEE;
3  use IEEE.std_logic_1164.all;
4
5  entity HalfAdder_SaraFrazer is
6      port
7      (
8          --input ports
9          A, B      : in STD_LOGIC;
10         --output ports
11         Cout, Sum  : out STD_LOGIC
12     );
13 end HalfAdder_SaraFrazer;
14
15 architecture Structure of HalfAdder_SaraFrazer is
16     signal w1, w2, w3, w4, w5 : std_logic;
17
18 begin
19     w1<= A NAND A; -- A not
20     w2<= B NAND B; -- B not
21     w3<= w1 NAND B; -- (A,B)'
22     w4<= w2 NAND A; -- (A,B')'
23     w5<= A NAND B; -- (A,B)'
24     sum<= w3 NAND w4; -- ((A'B)'(A,B'))' using DeMorgan = A'B + AB'
25     Cout<= w5 NAND w5; -- (A,B)''=(A,B)
26 end Structure;
```

Successful Compilation




Timing Diagram



Part 2: A 1-bit Full Adder to add 2 binary bits (A, B) and a 1-bit Carry-in (Cin) and results in a 1-bit Sum and 1-bit Carry-out (Cout) with only NAND gates.

Project Settings



Truth Table

Full Adder
Truth table

A	B	Cin	Calc A, B, Cin	Cout	Sum
0	0	0	0	0	0
0	0	1	1	0	1
0	1	0	1	0	1
0	1	1	2	1	0
1	0	0	1	0	1
1	0	1	2	1	0
1	1	0	2	1	0
1	1	1	3	1	1

K Maps and Simplest Sum of Products

Sum

AB \ C _{in}	0	1
00	0	1
01	1	0
11	0	1
10	1	0


$A'B'C + A'BC' + ABC' + AB'C$

full adder

AB \ C _{in}	0	1
00	0	0
01	0	1
11	1	1
10	0	1

Carry $AB+AC+BC$


Simplest NAND Circuit




VHDL Code

```
FullAdder_SaraFrazer.vhd
1  -- full adder
2  -- Sara Frazer
3  LIBRARY ieee;
4  use ieee.std_logic_1164.all;
5  ENTITY FullAdder_SaraFrazer IS
6  PORT (A, B, cin : IN STD_LOGIC;
7        cout, sum : OUT STD_LOGIC);
8  END FullAdder_SaraFrazer;
9
10 ARCHITECTURE Structure OF FullAdder_SaraFrazer IS
11 COMPONENT NAND3_SaraFrazer IS
12 PORT (A, B, C : IN STD_LOGIC;
13       x: OUT STD_LOGIC);
14 END COMPONENT;
15
16 COMPONENT NAND4_SaraFrazer IS
17 PORT (A, B, C, D : IN STD_LOGIC;
18       x: OUT STD_LOGIC);
19 END COMPONENT;
20
21 SIGNAL w0, w1, w2, w3: STD_LOGIC;
22
23 BEGIN
24 N3_0: NAND3_SaraFrazer PORT MAP (A NAND B, B NAND cin, A NAND cin, cout);
25 N3_1: NAND3_SaraFrazer PORT MAP (A NAND A, B NAND B, cin, w0);
26 N3_2: NAND3_SaraFrazer PORT MAP (A NAND A, B, cin NAND cin, w1);
27 N3_3: NAND3_SaraFrazer PORT MAP (A, B, cin, w2);
28 N3_4: NAND3_SaraFrazer PORT MAP (A, B NAND B, cin NAND cin, w3);
29 N4_0: NAND4_SaraFrazer PORT MAP (w0, w1, w2, w3, sum);
30 END Structure;
```

Successful Compilation




Timing Diagram




Part 3: A 4-bit Adder to add 2 4 bit binary numbers (A3,A2,A1,A0 and B3,B2,B1,B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 4-bit Sum (S3,S2,S1,S0) and 1-bit Carry-out (Cout) with the 1-bit Full Adder component you built

Project Settings




Circuit Drawing




VHDL Code

```
1  -- 4 bit adder
2  -- Sara Frazer
3  LIBRARY ieee;
4  USE ieee.std_logic_1164.ALL;
5
6  ENTITY Adder4_SaraFrazer IS
7      PORT (A, B: IN STD_LOGIC_VECTOR (3 downto 0);
8            cin: IN STD_LOGIC;
9            cout: OUT STD_LOGIC;
10           sum: OUT STD_LOGIC_VECTOR (3 downto 0));
11  END Adder4_SaraFrazer;
12
13  ARCHITECTURE structure of Adder4_SaraFrazer IS
14      SIGNAL w0, w1, w2: STD_LOGIC;
15
16  COMPONENT FullAdder_SaraFrazer IS
17      PORT (A, B, cin: IN STD_LOGIC;
18            cout, sum: OUT STD_LOGIC);
19  END COMPONENT FullAdder_SaraFrazer;
20
21  BEGIN
22      fa0 : FullAdder_SaraFrazer PORT MAP (A(0), B(0), cin, w0, sum(0));
23      fa1 : FullAdder_SaraFrazer PORT MAP (A(1), B(1), w0, w1, sum(1));
24      fa2 : FullAdder_SaraFrazer PORT MAP (A(2), B(2), w1, w2, sum(2));
25      fa3 : FullAdder_SaraFrazer PORT MAP (A(3), B(3), w2, cout, sum(3));
26  END structure;
```


Successful Compilation



Use Cases




Timing Diagram




Part 4: A 8-bit Adder to add 2 8-bit binary numbers ($A_7, A_6, A_5, A_4, A_3, A_2, A_1, A_0$ and $B_7, B_6, B_5, B_4, B_3, B_2, B_1, B_0$ with A_0 and B_0 being least significant bits) and a 1-bit Carry-in (C_{in}), and results in a 4-bit Sum ($S_7, S_6, S_5, S_4, S_3, S_2, S_1, S_0$) and 1-bit Carry-out (C_{out}) with the 1-bit Full Adder component you built.

Project Settings



Circuit Drawing



VHDL Code

```
1  -- 8 bit adder
2  -- Sara Frazer
3
4  LIBRARY ieee;
5  USE ieee.std_logic_1164.ALL;
6
7  ENTITY Adder8_SaraFrazer IS
8  PORT ( A, B: IN STD_LOGIC_VECTOR (7 downto 0);
9        cin: IN STD_LOGIC;
10       cout: OUT STD_LOGIC;
11       sum: OUT STD_LOGIC_VECTOR (7 downto 0));
12  END Adder8_SaraFrazer;
13
14  ARCHITECTURE structure of Adder8_SaraFrazer IS
15  SIGNAL w: STD_LOGIC;
16
17  COMPONENT FullAdder_SaraFrazer IS
18  PORT ( A, B, cin : IN STD_LOGIC;
19        cout, sum  : OUT STD_LOGIC);
20  END COMPONENT FullAdder_SaraFrazer;
21
22  COMPONENT Adder4_SaraFrazer IS
23  PORT ( A, B: IN STD_LOGIC_VECTOR (3 downto 0);
24        cin: IN STD_LOGIC;
25        cout: OUT STD_LOGIC;
26        sum: OUT STD_LOGIC_VECTOR (3 downto 0));
27  END COMPONENT Adder4_SaraFrazer;
28
29  BEGIN
30
31  A0 : Adder4_SaraFrazer PORT MAP (A(3 downto 0), B(3 downto 0), cin, w, sum(3 downto 0));
32  A1 : Adder4_SaraFrazer PORT MAP (A(7 downto 4), B(7 downto 4), w, cout, sum(7 downto 4));
33  END structure;
```

Successful Compilation

Quartus II

Full Compilation was successful (1 warning)

Compiler Tool

Analysis & Synthesis: 100% 00:00:06

Filter: 100% 00:00:02


Assembler: 100% 00:00:02

Classic Timing Analyzer: 100% 00:00:01

Full Compilation: 100% 00:00:11


Start Stop Report

Timing Diagram




Part 5: A 16-bit Adder to add 2 16-bit binary numbers (A15, A14, A13, A12, A11, A10, A9, A8, A7, A6, A5, A4, A3, A2, A1, A0 and B15, B14, B13, B12, B11, B10, B9, B8, B7, B6, B5, B4, B3, B2, B1, B0 with A0 and B0 being least significant bits) and a 1-bit Carry-in (Cin), and results in a 16-bit Sum(S15, S14, S13, S12, S11, S10, S9, S8, S7, S6, S5, S4, S3, S2, S1, S0) and 1-bit Carry-out (Cout) with component you built

Project Settings



Circuit drawing



VHDL Code

```
3  LIBRARY ieee;
4  use ieee.std_logic_1164.all;
5  ENTITY Adder16_SaraFrazer IS
6  PORT (A, B: IN STD_LOGIC_VECTOR (15 downto 0);
7        cin: IN STD_LOGIC;
8        cout: OUT STD_LOGIC;
9        sum: OUT STD_LOGIC_VECTOR (15 downto 0));
10 END Adder16_SaraFrazer;
11
12 ARCHITECTURE structure of Adder16_SaraFrazer IS
13     SIGNAL w: STD_LOGIC;
14
15     COMPONENT Adder8_SaraFrazer IS
16     PORT (A, B: IN STD_LOGIC_VECTOR (7 downto 0);
17           cin: IN STD_LOGIC;
18           cout: OUT STD_LOGIC;
19           sum: OUT STD_LOGIC_VECTOR (7 downto 0));
20     END COMPONENT Adder8_SaraFrazer;
21
22     COMPONENT Adder4_SaraFrazer IS
23     PORT (A, B: IN STD_LOGIC_VECTOR (3 downto 0);
24           cin: IN STD_LOGIC;
25           cout: OUT STD_LOGIC;
26           sum: OUT STD_LOGIC_VECTOR (3 downto 0));
27     END COMPONENT Adder4_SaraFrazer;
28
29     COMPONENT FullAdder_SaraFrazer IS
30     PORT (A, B, cin: IN STD_LOGIC;
31           cout, sum: OUT STD_LOGIC);
32     END COMPONENT FullAdder_SaraFrazer;
33
34 BEGIN
35     A00 : Adder8_SaraFrazer PORT MAP (A(7 downto 0), B(7 downto 0), cin, w, sum(7 downto 0));
36     A11 : Adder8_SaraFrazer PORT MAP (A(15 downto 8), B(15 downto 8), w, cout, sum(15 downto 8));
37 END structure;
```

Successful Compilation

The screenshot shows the Quartus II IDE with the VHDL code from the previous block. Overlaid on the code is the 'Compiler Tool' window, which displays the progress of the compilation process. The 'Analysis & Synthesis' step is at 100% (00:00:07). The 'Filter' step is at 100% (00:00:02). The 'Assembler' step is at 100% (00:00:02). The 'Classic Timing Analyzer' step is at 100% (00:00:02). A 'Full Compilation' bar is also shown at 100% (00:00:13). A message box in the foreground states 'Full Compilation was successful (1 warning)' with an 'OK' button.

Timing Diagram

