

Ain Shams University Faculty of Engineering Computer and Systems Engineering Department

CSE 412: Digital Verification

4th Year CSE

2nd Semester 2021/2022

Assignment 2

Submitted by:

Sarah Mohamed Ahmed Ahmed

Code: 1700593

Section: 2

Submitted to:

Dr. Ayman Wahba

Github link: https://github.com/Sarah-56/Digital-Verification/tree/main/latest

Table of Contents

Design:	3
Interface:	
Counter Module:	
Test bench:	
Top module:	
Assertion output:	
Output:	
Output	9

Design:

Interface:

```
interface Counter_Interface #(
  parameter COUNTER_SIZE = 4
)(
  input bit clk
);
  bit [1:0] ctrl, WHO;
  bit INIT, LOSER, WINNER, GAMEOVER, rst_l;
  bit [COUNTER_SIZE - 1:0] loadValue;

  clocking cb @(posedge clk);
   default input #Ons output #Ins;
   output rst_l, ctrl, INIT, loadValue;
   input WHO, LOSER, WINNER, GAMEOVER;
  endclocking

modport dut(
   output GAMEOVER, WHO, LOSER, WINNER,
   input clk, rst_l, ctrl, INIT, loadValue
);

modport tb
(
   clocking cb,
   output rst_l
);
endinterface
```

Counter Module:

```
sig.WHO = whoValue;
sig.GAMEOVER = 0;
m counter <= 4'b0000;
sig.LOSER <= 0;
m_counter <= sig.loadValue;</pre>
sig.WHO <= 2'b00;
    upOne: m_counter <= m_counter + 1;</pre>
     upTwo: m_counter <= m_counter + 2;</pre>
     downOne: m_counter <= m_counter - 1;
downTwo: m_counter <= m_counter - 2;</pre>
        sig.LOSER <= 1;</pre>
        sig.WINNER <= 0;
```

Test bench:

```
program tb_counter(Counter_Interface.tb sig);
        PARAMETERS
    parameter cycle = 2;
    parameter COUNTER_SIZE = 4;
        INITIAL BLOCK
    initial begin
        sig.cb.loadValue <= 4'b0000;</pre>
        sig.cb.ctrl <= 2'b00;
        sig.cb.rst_1 <= 0;
        sig.cb.INIT <= 1;</pre>
        for (int ctrl_c = 0; ctrl_c <= 3; ctrl_c = ctrl_c + 1) begin
             for (int loadValue_c = 0; loadValue_c < 3; loadValue_c = loadValue_c</pre>
+ 1) begin
                 // sig.rst l <= 1;
                 assertion_1: assert (sig.cb.WINNER == 0)
                     $display("WINNER = %d asserted correctly", sig.cb.WINNER);
                 else
                     $fatal("WINNER = %d not asserted correctly", sig.cb.WINNER);
                 sig.cb.ctrl <= ctrl c;</pre>
                 if(loadValue_c == 2) sig.cb.loadValue <= {COUNTER_SIZE{1'b1}};</pre>
```

```
else sig.cb.loadValue <= loadValue_c;</pre>
                sig.cb.INIT <= 0;</pre>
                #2
                sig.cb.rst_l <= 0;
                sig.cb.INIT <= 1;</pre>
                sig.cb.INIT <= 0;</pre>
                #481
                sig.cb.rst_l <= 1;
        end
    end
        Assign BLOCK
    assign WHO = sig.cb.WHO;
    assign LOSER = sig.cb.LOSER;
    assign WINNER = sig.cb.WINNER;
    assign GAMEOVER = sig.cb.GAMEOVER;
        Properties
    property reset_signals;
      @(sig.cb) disable iff(!($fell(sig.rst_1) )) (WHO ==0 || LOSER == 0 ||
GAMEOVER == 0 | WINNER ==0);
    endproperty
    property winner;
      @(sig.cb)
      if($fell(sig.rst_l)) ##[150:250] GAMEOVER == 1;
    endproperty
        Asserions
    assert_winner: assert property(winner)$display("@ cycle [%0t] Assertion
GameOver passed", $time / 2);
    assert_reset_signals: assert property (reset_signals) $display("@ cycle [%0t]
Assertion Reseting signals passed", $time / 2);
endprogram
```

Top module:

Assertion output:

```
WINNER = 0 asserted correctly
WINNER = 0 asserted correctly
@ cycle [245] Assertion Reseting signals passed
@ cycle [486] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [488] Assertion Reseting signals passed
@ cycle [715] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [731] Assertion Reseting signals passed
@ cycle [960] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [974] Assertion Reseting signals passed
@ cycle [1210] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [1217] Assertion Reseting signals passed
@ cycle [1446] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [1460] Assertion Reseting signals passed
@ cycle [1687] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [1703] Assertion Reseting signals passed
@ cycle [1931] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [1946] Assertion Reseting signals passed
@ cycle [2173] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [2189] Assertion Reseting signals passed
@ cycle [2418] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [2432] Assertion Reseting signals passed
@ cycle [2662] Assertion GameOver passed
WINNER = 0 asserted correctly
@ cycle [2675] Assertion Reseting signals passed
@ cycle [2904] Assertion GameOver passed
$finish at simulation time
                                           5832
```

Output:

Control signal = 2'b00 (count up by 1) Load value = 4'b0000




Figure 1




Figure 3




Figure 4

Control signal = 2'b00 (count up by 1) Load value = 4'b0001




Figure 5




Figure 6




Figure 7

Control signal = 2'b00 (count up by 1) Load value = 4'b1111




Figure 8

Control signal = 2'b00 (count up by 1) Load value = 4'b1111




Figure 9

Control signal = 2'b01 (count up by 2) Load value = 4'b0000




Figure 10

Control signal = 2'b01 (count up by 2) Load value = 4'b0000




Figure 11




Figure 12

Control signal = 2'b01 (count up by 2) Load value = 4'b0001




Figure 13




Figure 14




Figure 15

Control signal = 2'b01 (count up by 2) Load value = 4'b1111




Figure 16




Figure 17

Control signal = 2'b10 (count down by 1) Load value = 4'b0000




Figure 18




Figure 19




Figure 20

Control signal = 2'b10 (count down by 1) Load value = 4'b0001




Figure 21




Figure 22

Control signal = 2'b10 (count down by 1) Load value = 4'b1111




Figure 23

Control signal = 2'b11 (count down by 2) Load value = 4'b0000




Figure 24




Figure 25




Figure 26

Control signal = 2'b11 (count down by 2) Load value = 4'b0001




Figure 27

Control signal = 2'b11 (count down by21) Load value = 4'b1111




Figure 28