


32-bit MIPS Project



Prepared by :


-Sarah Safwat Sayed

-Sarah Omar Abdelfatah

Abstract

- The objective of this project is to design and implement a processor on Modelsim that would run a program that is based off the Microprocessor without Interlocked Pipeline Stages (MIPS) instruction set

The MIPS instruction set can be broken down into three instruction formats. The two most common types R-type and I-type instructions form the foundation of most assembly languages. The R-type instruction consists of a label and 3 operands.




MIPS instruction set :


Operation	address
Add	0x00000000
Subtract	0x00000004
Multiplication	0x00000008
and	0x0000000c
or	0x00000010
nor	0x00000018
nand	0x0000001c
Shift left logical	0x00000020
Shift right logical	0x00000024
Set less than	0x00000028
Set not equal	0x00000030
Set greater than	0x00000034
Load word	0x00000038
Store word	0x0000003c

Branch equal	0x00000040
--------------	------------

MIPS block diagram



Program counter (PC):



Code in Verilog :

```


module program_counter (
    input clk,
    input reset,
    input [31:0] address_in,
    output reg [31:0] address_out
);

always @(posedge clk or posedge reset )
begin
    if(reset)
        address_out <= 32'b0; //reset pc to 0
    else
        address_out <= address_in; //update pc to next abstraction
    end
endmodule

```

- The program counter is responsible for holding the address of the current instruction.
 - In this stage the PC is also responsible for holding the address of the next instruction being input upon its incrementation from the Adder
-

Instruction memory:



Code in Verilog :

```

1  module instruction_memory (
2      input [31:0] address_in,
3      input clk,reset,
4      output reg [31:0] instruction
5  );
6
7      reg [31:0] mem[0:1023];
8
9  initial begin
10     // R-type instructions (Arithmetic)
11     mem[0] = 32'b000000_01001_01010_01000_00000_100000; // add
12     mem[1] = 32'b000000_01001_01010_01000_00000_100010; // sub
13     mem[2] = 32'b000000_01001_01010_01000_00000_011000; // mul
14     // R-type instructions (Logical)
15     mem[3] = 32'b000000_01001_01010_01000_00000_100100; // and
16     mem[4] = 32'b000000_01001_01010_01000_00000_100101; // or
17     mem[6] = 32'b000000_01001_01010_01000_00000_100111; // nor
18     mem[7] = 32'b000000_01001_01010_01000_00000_101000; // nand
19     // R-type instructions (Shift)
20     mem[8] = 32'b000000_00000_01001_01000_00000_000000; // (Shift Left Logical)
21     mem[9] = 32'b000000_00000_01001_01000_00000_000010; // (Shift Right Logical)
22     // R-type instructions (Set Conditions)
23     mem[10] = 32'b000000_01001_01010_01000_00000_101010; // slt (Set Less Than)
24     mem[11] = 32'b000000_01001_01010_01000_00000_101011; // seq (Set Equal)
25     mem[12] = 32'b000000_01001_01010_01000_00000_101100; // sne (Set Not Equal)
26     mem[13] = 32'b000000_01001_01010_01000_00000_101101; // sgt (Set Greater Than)
27
28     // I-type instructions
29     mem[14] = 32'b100011_01001_01000_00000000000000000001; // lw
30     mem[15] = 32'b101011_01001_01000_00000000000000000010; // sw
31     mem[16] = 32'b000100_01001_01000_00000000000000000010; // beq
32
33     end
34     always @(*) begin
35         if (reset) begin
36             instruction <= 32'b0;
37         end
38         else begin
39             instruction = mem[address_in >> 2];
40         end
41     end
42 endmodule

```

- the Instruction Memory plays a crucial role in fetching instructions from memory based on the current Program Counter (PC).

- The Instruction Memory is responsible for storing the instructions that the processor will execute and providing these instructions to the processor as needed during the execution cycle.
-

Control Unit :

The **Control Unit** is responsible for generating control signals that dictate how data moves through the processor. It interprets the **opcode** of an instruction and activates the appropriate control lines to ensure correct execution.

- **For R-Type Instructions (000000)** → The control unit enables register-to-register operations by setting the destination register, selecting operands from the registers, and using the function code to determine the ALU operation.
- **For Load Word (LW - 100011)** → The unit enables memory reading, selects an immediate offset for address calculation, and ensures the data is written back into a register.
- **For Store Word (SW - 101011)** → The processor computes the memory address using an immediate value and writes data from a register into memory. No register update occurs.
- **For Branch if Equal (BEQ - 000100)** → The ALU performs subtraction to compare two registers, and if they are equal, the branch signal is activated, modifying the program counter to execute a conditional jump.

By controlling data paths, memory access, and ALU operations, the **Control Unit** ensures proper instruction execution in the MIPS processor.

```

1  module Control_Unit (
2      input [5:0] opcode, // last 6 bit
3      output reg RegDst,
4      output reg ALUSrc,
5      output reg MemtoReg,
6      output reg RegWrite,
7      output reg MemRead,
8      output reg MemWrite,
9      output reg Branch,
10     output reg Jump,
11     output reg [1:0] ALUOp
12 );
13 always @(*) begin
14     RegDst = 1'b0;
15     ALUSrc = 1'b0;
16     MemtoReg = 1'b0;
17     RegWrite = 1'b0;
18     MemRead = 1'b0;
19     MemWrite = 1'b0;
20     Branch = 1'b0;
21     Jump = 1'b0;
22     ALUOp = 2'b00;
23
24     case (opcode)
25     6'b000000: begin // R-type use ALU (ADD, SUB, AND, OR,.....)
26         RegDst = 1'b1; // to select rd before register file
27         ALUSrc = 1'b0; //come from D2 (rt)
28         MemtoReg = 1'b0;
29         RegWrite = 1'b1;
30         MemRead = 1'b0;
31         MemWrite = 1'b0;
32         Branch = 1'b0;
33         Jump = 1'b0;
34         ALUOp = 2'b10; //ALUOp1 =0
35     end
36
37     6'b100011: begin // I-type LW
38         RegDst = 1'b0;
39         ALUSrc = 1'b1; // come from immediate
40         MemtoReg = 1'b1;
41         RegWrite = 1'b1;
42         MemRead = 1'b1;
43         MemWrite = 1'b0;
44         Branch = 1'b0;
45         Jump = 1'b0;
46         ALUOp = 2'b00;
47     end
48     6'b101011: begin // I-type SW
49         RegDst = 1'b0;
50         ALUSrc = 1'b1;
51         RegWrite = 1'b1;
52         MemtoReg = 1'b0;
53         MemRead = 1'b0;
54         MemWrite = 1'b1;
55         Branch = 1'b0;
56         Jump = 1'b0;
57         ALUOp = 2'b00;
58     end
59     6'b000100: begin // beq (branch if equal)
60         RegDst = 1'b0;
61         ALUSrc = 1'b0;
62         RegWrite = 1'b1;
63         MemtoReg = 1'b0;
64         MemRead = 1'b0;
65         MemWrite = 1'b0;
66         Branch = 1'b1;
67         Jump = 1'b0;
68         ALUOp = 2'b01;
69     end
70
71     default: begin
72         RegDst = 1'b0;
73         ALUSrc = 1'b0;
74         MemtoReg = 1'b0;
75         RegWrite = 1'b0;
76         MemRead = 1'b0;
77         MemWrite = 1'b0;
78         Branch = 1'b0;
79         Jump = 1'b0;
80         ALUOp = 2'b00;
81     end
82     endcase
83 end
84 endmodule


```

Register file :

the Register File is a crucial component that stores and provides fast access to the processor's registers. These registers are used to hold data temporarily during computation and are accessed by various instructions like arithmetic operations, memory load/store, and branching.

The **Register File** supports two types of operations:

- **Read:** The ability to read data from one or two registers.
- **Write:** The ability to write data to a register



Code in Verilog :


```

module Register_File (
    input clk, reset, we,
    input [4:0] read_reg1, read_reg2, write_reg,
    input [31:0] write_data,
    output reg [31:0] read_data1, read_data2
);

    reg [31:0] regfile [0:31];

    initial begin
        regfile[8] = 32'd0;
        regfile[9] = 32'd5;
        regfile[10] = 32'd3;
    end

    integer i;

    always @(posedge clk or posedge reset) begin
        if (reset) begin
            for (i = 0; i < 32; i = i + 1) begin
                regfile[i] <= 32'd0;
            end
        end else if (we && write_reg != 0) begin
            regfile[write_reg] <= write_data;
        end
    end


    always @(*) begin
        read_data1 = regfile[read_reg1];
        read_data2 = regfile[read_reg2];
    end
endmodule

```

ALU Control:

- **ALU Control** determines the operation for the ALU based on the **ALUOp** signal and the **funct** field for R-type instructions.
- For **LW** and **SW** the ALU performs **addition (0010)**, while **BEQ** use **subtraction (0110)**.
- R-type instructions are decoded using the **funct field**, enabling arithmetic, logical, shift, and comparison operations.
- Unrecognized instructions default to **1111 (No Operation)** to prevent unintended execution.

The module is purely **combinational**, using a **case statement** to generate the correct ALU control signal dynamically .



Verilog code :

```

1  module ALU_Control (
2      input [5:0] funct,
3      input [1:0] ALUOp,
4      output reg [3:0] ALUControl
5  );
6
7  always @(*) begin
8      case (ALUOp)
9          2'b00: ALUControl = 4'b0010; //ABB (LW, SW)
10         2'b01: ALUControl = 4'b0110; //SUB (BEQ)
11     2'b10: begin // R-type
12         case (funct)
13             //Arihmetic
14             6'b100000: ALUControl = 4'b0010; // ADD
15             6'b100010: ALUControl = 4'b0110; // SUB
16             6'b011000: ALUControl = 4'b0011; // MUL
17
18             //Logic
19             6'b100100: ALUControl = 4'b0000; // AND
20             6'b100101: ALUControl = 4'b0001; // OR
21             6'b100111: ALUControl = 4'b1100; // NOR
22             6'b101000: ALUControl = 4'b1101; // NAND
23
24             //Shift
25             6'b000000: ALUControl = 4'b1000; // SHL (Shift Left )
26             6'b000010: ALUControl = 4'b1001; // SHR (Shift Right)
27
28             //(Set Conditions)
29             6'b101010: ALUControl = 4'b0111; // SLT (Set Less Than)
30             6'b101011: ALUControl = 4'b1011; // SEQ (Set Equal)
31             6'b101100: ALUControl = 4'b1100; // SNE (Set Not Equal)
32             6'b101101: ALUControl = 4'b1101; // SGT (Set Greater Than)
33
34             default: ALUControl = 4'b1111; // No Operation
35         endcase
36     end
37     2'b11: ALUControl = 4'b0111; // SLT
38     default: ALUControl = 4'b1111; // No Operation
39 endcase
40 end
41 endmodule

```

ALU:

This **32-bit ALU** executes arithmetic, logic, shift, and comparison operations based on a **4-bit ALUControl signal**, making it suitable for MIPS-based processors.

1. Arithmetic Operations :

-ADD (4'b0010) → Uses an adder to compute $A + B$.

-SUB (4'b0110) → Uses the same adder but with B inverted to perform $A - B$.

-MUL (4'b0011) → Direct multiplication $A * B$.

Handles **carry-out (cout)** and **overflow (v)** for correctness.

2. Logical Operations :

AND (4'b0000) → $A \& B$ (bit masking).

OR (4'b0001) → $A | B$ (bit setting).

NOR (4'b1100) → $\sim(A | B)$.

NAND (4'b1101) → $\sim(A \& B)$.

3. Shift Operations:

SHL (4'b1000) → Left shift $B \ll A$.

SHR (4'b1001) → Right shift $B \gg A$

4. Comparison Operations :

SLT (4'b0111) → 1 if $A > B$, else 0.

SEQ (4'b1011) → 1 if $A == B$, else 0.

SNE (4'b1100) → 1 if $A \neq B$, else 0.

SGT (4'b1101) → 1 if $A < B$, else 0.

Supports **branching instructions in MIPS**.

5. Zero Flag :

Set to 1 when $ALUResult == 32'b0$, useful for **BEQ instruction**.

Verilog code

- Adder_Subtractor For 32-bit :

```
1  module Adder_SUB
2  (
3      input A ,B,
4      input Cin,
5      output Sum ,c
6  );
7      assign Sum = A^B^Cin;
8      assign c = (A&B) | (B&Cin) | (A&Cin);
9  endmodule
10 module Adder_Subtractor
11     #(parameter N=32)
12     (
13         input [N-1:0]A,
14         input [N-1:0] B,
15         input cin,
16         output [N-1:0] s,
17         output cout,v
18     );
19     wire [31:0]B_c;
20     wire [N:0]cloop;
21     assign B_c=B^{N{cin}};
22     assign cloop[0]=cin;
23     genvar i;
24     generate
25     for (i=0; i<N ; i=i+1 ) begin: adder_sub
26         Adder_SUB add0 (A[i],B_c[i],cin,s[i],cloop[i+1]);
27     end
28     endgenerate
29     assign cout=cloop[N];
30     assign v=cout^cloop[N-1];
31 endmodule
```

- Comparator For 32-bit :

```

33 module comp //1 -bit
34   (input A,B,
35    output g_t,eq,l_t
36   );
37   assign g_t= A&~B;
38   assign eq= (~A & ~B) | (A & B);
39   assign l_t = ~A & B;
40 endmodule
41 module Comparator
42   #(parameter N=32)
43   (
44     input [N-1:0] A,
45     input [N-1:0] B,
46     output g_t, eq, l_t
47   );
48   wire [N-1:0] gt_wire, eq_wire, lt_wire;
49   wire [N-1:0] eq_loop;
50   wire [N-1:0] gt_loop;
51   genvar i;
52   generate
53   for (i = 0; i < N; i = i + 1) begin: compara
54     comp com0(A[i], B[i], gt_wire[i], eq_wire[i], lt_wire[i]);
55   end
56   endgenerate
57   assign eq_loop[0] = eq_wire[0]; //Cumulative logic for equality and greater-than
58   assign gt_loop[0] = gt_wire[0];
59   generate
60   for (i = 1; i < N; i = i + 1) begin: cumulative_logic
61     assign eq_loop[i] = eq_loop[i-1] & eq_wire[i];
62     assign gt_loop[i] = gt_loop[i-1] | (eq_loop[i-1] & gt_wire[i]);
63   end
64   endgenerate
65   assign g_t = gt_loop[N-1]; // A > B
66   assign eq = eq_loop[N-1]; // A == B
67   assign l_t = ~(eq | g_t); // A < B
68 endmodule

```

- ALU TOP MODULE :

```

74 module ALU (
75   input [31:0] A, B,
76   input [3:0] ALUControl,
77   output reg [31:0] ALUResult,
78   output Zero_Flag
79 );
80 wire [31:0] sum, sub;
81 wire cout_add, v_add;
82 wire cout_sub, v_sub;
83 wire g_t,eq,l_t;
84 Adder_Subtractor add (.A(A),.B(B),.cin(1'b0),.s(sum),.cout(cout_add),.v(v_add));
85 Adder_Subtractor sub0 (.A(A),.B(B),.cin(1'b1),.s(sub),.cout(cout_sub),.v(v_sub));
86 Comparator compa(.A(A),.B(B),.g_t(g_t), .eq(eq),.l_t(l_t));

```

```

87 always @(*) begin
88     case (ALUControl)
89         // Arithmetic
90         4'b0010: ALUResult = sum ; // ADD
91         4'b0110: ALUResult = sub; // SUB
92         4'b0011: ALUResult = A * B; // MUL
93
94         // Logic
95         4'b0000: ALUResult = A & B; // AND
96         4'b0001: ALUResult = A | B; // OR
97         4'b1100: ALUResult = ~(A | B); // NOR
98         4'b1101: ALUResult = ~(A & B); // NAND
99
100        // Shift
101        4'b1000: ALUResult = B << A; // SHL (Shift Left Logical)
102        4'b1001: ALUResult = B >> A; // SHR (Shift Right Logical)
103
112        // Comparaison
113        4'b0111: ALUResult = (l_t) ? 32'd1 : 32'd0; // (A<B)
114        4'b1011: ALUResult = (eq) ? 32'd1 : 32'd0; // (A=B)
115        4'b1100: ALUResult = ~(eq) ? 32'd1 : 32'd0; // (A!=B)
116        4'b1101: ALUResult = (g_t) ? 32'd1 : 32'd0; // (A>B)
117
118        default: ALUResult = 32'b0;
119    endcase
120 end
121
122 assign Zero_Flag = (ALUResult == 0) ? 1 : 0; |
123 endmodule

```

Data Memory :

-The **Data Memory** module stores and retrieves 32-bit words using **word-aligned addressing**. Since each word is **4 bytes**, we ignore the **lowest two bits (address [1:0])** to ensure proper alignment. Instead, we use `address[11:2]`, which shifts the address right by **2 bits**, effectively dividing by 4.

-The **Data Memory** module handles **load (LW)** and **store (SW)** operations. It consists of **1024 words** (each 32-bit) and uses **word-aligned addressing**.

- **Reads (MemRead = 1)** → Data is fetched from memory and assigned to `read_data`.

- **Writes (MemWrite = 1)** → On the rising edge of `clk`, `data_in` is stored at the specified address.
- **Reset (reset = 1)** → Clears `read_data` to 0.

It ensures proper memory access during program execution.

Verilog Code :

```

1  module Data_Memory (
2      input  clk, MemWrite, MemRead, reset,
3      input  [31:0] address,
4      input  [31:0] data_in,
5      output reg [31:0] read_data
6  );
7
8      reg [31:0] mem [0:1023];
9      wire [9:0] mem_address = address[11:2]; // word-aligned
10
11     integer i;
12     initial begin
13     for (i = 0; i < 1024; i = i + 1) begin
14         mem[i] = 32'b0;
15     end
16
17     end
18
19     always @(posedge clk) begin
20     if (reset) begin
21         read_data <= 32'b0;
22     end else if (MemWrite) begin
23         mem[mem_address] <= data_in;
24     end
25     end
26
27     always @(*) begin
28     if (MemRead) begin
29         read_data = mem[mem_address];
30     end
31     end
32
33     endmodule

```

TOP Module:

```
1  module Mux2 // 2x1
2  #(parameter N=32)
3  (
4  |input [N-1:0]A,B,
5  |input S,
6  |output reg [N-1:0]Y
7  );
8  always @(*)
9  begin
10 |case (S)
11 |1'b0: Y=A;
12 |1'b1: Y=B;
13 |endcase
14 |end
15 |endmodule
16
17 |module MIPS_Processor (
18 |input clk, reset,
19 |input [31:0] pc_in
20 |);
21 |wire [31:0] pc_out, instruction, reg_data1, reg_data2, alu_result, mem_data, write_data; //inputs
22 |wire [31:0] Sign_Exetend, alu_src_mux_out, Branch; //outputs
23 |wire [4:0] write_reg;
24 |wire [3:0] alu_control;
25 |wire [1:0] alu_op;
26 |wire reg_dst, alu_src, mem_to_reg, reg_write, mem_read, mem_write, branch, jump, zero_flag;
27
28 |// program counter
29 |program_counter PC (.clk(clk),.reset(reset),.address_in(pc_in),.address_out(pc_out));
30
31 |// instruction memory
32 |instruction_memory IM (.address_in(pc_out),.clk(clk),.instruction(instruction),.reset(reset));
33
34 |// control unit
35 |Control_Unit CU (.opcode(instruction[31:26]),.RegDst(reg_dst), .ALUSrc(alu_src),.MemtoReg(mem_to_reg),
36 |.RegWrite(reg_write),.MemRead(mem_read),.MemWrite(mem_write),.Branch(branch),.Jump(jump),.ALUOp(alu_op));
37
38 |// Register File
39 |Register_File RF (.clk(clk), .we(reg_write), .reset(reset),.read_reg1(instruction[25:21]),
40 |.read_reg2(instruction[20:16]), .write_reg(write_reg),.write_data(write_data),
41 |.read_data1(reg_data1), .read_data2(reg_data2));
42
43 |// ALU Control
44 |ALU_Control ALUC (.funct(instruction[5:0]),.ALUOp(alu_op),.ALUControl(alu_control));
45
46 |// ALU
47 |ALU ALU (.A(reg_data1),.B(alu_src_mux_out),.ALUControl(alu_control),.ALUResult(alu_result),.Zero_Flag(zero_flag));
48
49 |// Data Memory
50 |Data_Memory DM (.clk(clk),.MemWrite(mem_write),.MemRead(mem_read),.address(alu_result),.data_in(reg_data2),
51 |.read_data(mem_data),.reset(reset));
52
53 |// Sign Extend to save sign
54 |assign Sign_Exetend = {{16{instruction[15]}}, instruction[15:0]};
55
56 |// Multiplexers A=0 ,B=1
57 |Mux2 #5 RegDst (.A(instruction[20:16]), .B(instruction[15:11]), .S(reg_dst), .Y(write_reg));
58 |Mux2 ALUSrc (.A(reg_data2), .B(Sign_Exetend), .S(alu_src), .Y(alu_src_mux_out));
59 |Mux2 MemtoReg (.A(alu_result), .B(mem_data), .S(mem_to_reg), .Y(write_data));
60
61 |// Branch A=0 ,B=1
62 |assign Branch = (pc_out+4) + (Sign_Exetend << 2);
63 |Mux2 Branch_mux (.A(pc_out + 4), .B(Branch), .S(branch & zero_flag), .Y(pc_in));
64
65 |endmodule
```


Testbench :

A **testbench** verifies module functionality by simulating inputs and checking outputs. It typically:

- Generates **clock and reset** signals.
- Applies test values to inputs.
- Observes and verifies outputs.

For MIPS, it tests operations like **ALU calculations, memory access, and control signals** to ensure correct behavior.

Testbench code:

[illegible]


```

#10 reset = 1;
#10 reset = 0;
pc_in = 32'b0; #40;
pc_in = 32'b00000000000000000000000000000000100; #40;
pc_in = 32'b000000000000000000000000000000001000; #40;
pc_in = 32'b000000000000000000000000000000001100; #40;
pc_in = 32'b0000000000000000000000000000000010000; #40;
pc_in = 32'b0000000000000000000000000000000011000; #40;
pc_in = 32'b00000000000000000000000000000000111000; #40;
pc_in = 32'b00000000000000000000000000000000100000; #40;
pc_in = 32'b000000000000000000000000000000000000; #40;
pc_in = 32'b00000000000000000000000000000000101000; #40;
pc_in = 32'b00000000000000000000000000000000101100; #40;
pc_in = 32'b00000000000000000000000000000000110000; #40;
pc_in = 32'b00000000000000000000000000000000110100; #40;
pc_in = 32'b00000000000000000000000000000000111000; #40;
pc_in = 32'b00000000000000000000000000000000111100; #40
pc_in = 32'b000000000000000000000000000000001000000; #40;
end
endmodule


```

Timing For each instruction :


1)ADD:




2) SUB:




3) MUL:




4)AND:




5)OR:




6) NOR:




7) NAND:




8)SHL:




9)SHR:




10)SLT :




11) SEQ :







14) LW :



15) SW:



16)BEQ:



TESTBENCH OVERVIEW:

