
32-bit MIPS Project




Prepared by:

- -Sarah Safwat Sayed
- -Sarah Omar Abdelfatah

Abstract

• The objective of this project is to design and implement a processor on Modelsim that would run a program that is based off the Microprocessor without Interlocked Pipeline Stages (MIPS) instruction set

The MIPS instruction set can be broken down into three instruction formats. The two most common types R-type and I-type instructions form the foundation of most assembly languages. The R-type instruction consists of a label and 3 operands.




MIPS instruction set:


Operation	address
Add	0x00000000
Subtract	0x00000004
Multiplication	0x00000008
and	0x000000c
or	0x00000010
nor	0x00000018
nand	0x0000001c
Shift left logical	0x00000020
Shift right logical	0x00000024
Set less than	0x00000028
Set not equal	0x00000030
Set greater than	0x00000034
Load word	0x00000038
Store word	0x0000003c

Branch equal 0x00000040

MIPS block diagram



Program counter (PC):




Code in Verilog:

```
module program_counter (
    input clk,
    input reset,
    input [31:0] address_in,
    output reg [31:0] address_out
    );
    always @(posedge clk or posedge reset )
    begin
    if(reset)
    address_out <= 32'b0; //reset pc to 0
    else
    address_out <= address_in; //update pc to next abstraction
    end
    endmodule</pre>
```

- The program counter is responsible for holding the address of the current instruction.
- In this stage the PC is also responsible for holding the address of the next instruction being input upon its incrementation from the Adder

Instruction memory:



Code in Verilog:

```
module instruction memory (
2
      input [31:0] address_in,
 3
      input clk, reset,
 4
      output reg [31:0] instruction
 5
 6
7
     reg [31:0] mem[0:1023];
8
9
    -initial begin
10
      // R-type instructions (Arithmetic)
11
      mem[0] = 32'b000000 01001 01010 01000 00000 100000; // add
12
      mem[1] = 32'b000000_01001_01010_01000_00000_100010; // sub
13
      mem[2] = 32'b000000 01001 01010 01000 00000 011000; // mul
14
      // R-type instructions (Logical)
      mem[3] = 32'b000000 01001 01010 01000 00000 100100; // and
15
      mem[4] = 32'b000000_01001_01010_01000_00000_100101; // or
16
      mem[6] = 32'b000000_01001_01010_01000_00000_100111; // nor
17
18
      mem[7] = 32'b000000_01001_01010_01000_00000_101000; // nand
19
      // R-type instructions (Shift)
20
      mem[8] = 32'b000000_00000_01001_01000_00000_000000; // (Shift Left Logical)
21
      mem[9] = 32'b000000_00000_01001_01000_00000_000010; // (Shift Right Logical)
22
      // R-type instructions (Set Conditions)
23
      mem[10] = 32'b000000_01001_01010_01000_00000_101010; // slt (Set Less Than)
24
      mem[11] = 32'b000000_01001_01010_01000_00000_101011; // seq (Set Equal)
25
      mem[12] = 32'b000000_01001_01010_01000_00000_101100; // sne (Set Not Equal)
     mem[13] = 32'b000000_01001_01010_01000_00000_101101; // sgt (Set Greater Than)
26
```

```
27
      // I-type instructions
28
      mem[14] = 32'b100011 01001 01000 000000000000001; // lw
29
      mem[15] = 32'b101011 01001 01000 0000000000000010; // sw
30
      mem[16] = 32'b000100 01001 01000 0000000000000010; // beq
31
32
    Lend
33
34
    □always @(*) begin
35
    ☐if (reset) begin
36
     instruction <= 32'b0;
37
     end
38
    else begin
39
     instruction = mem[address_in >> 2];
40
     end
     Lend
41
42
      endmodule
```

• the Instruction Memory plays a crucial role in fetching instructions from memory based on the current Program Counter (PC).

 The Instruction Memory is responsible for storing the instructions that the processor will execute and providing these instructions to the processor as needed during the execution cycle.

Control Unit:

The **Control Unit** is responsible for generating control signals that dictate how data moves through the processor. It interprets the **opcode** of an instruction and activates the appropriate control lines to ensure correct execution.

- For R-Type Instructions (000000) → The control unit enables register-to-register operations by setting the destination register, selecting operands from the registers, and using the function code to determine the ALU operation.
- For Load Word (LW 100011) → The unit enables memory reading, selects an immediate offset for address calculation, and ensures the data is written back into a register.
- For Store Word (sw 101011) → The processor computes the memory address using an immediate value and writes data from a register into memory. No register update occurs.
- For Branch if Equal (BEQ 000100) → The ALU performs subtraction to compare two registers, and if they are equal, the branch signal is activated, modifying the program counter to execute a conditional jump.

By controlling data paths, memory access, and ALU operations, the **Control Unit** ensures proper instruction execution in the MIPS processor.

```
module Control Unit (
       input [5:0] opcode, // last 6 bit
 2
 3
       output reg RegDst,
 4
       output reg ALUSrc,
 5
       output reg MemtoReg,
 6
       output reg RegWrite,
7
      output reg MemRead,
       output reg MemWrite,
8
9
      output reg Branch,
10
      output reg Jump,
11
      output reg [1:0] ALUOp
     L);
12
13
    □always @(*) begin
14
      RegDst = 1'b0;
      ALUSrc = 1'b0;
15
16
      MemtoReg = 1'b0;
17
      RegWrite = 1'b0;
18
      MemRead = 1'b0;
19
      MemWrite = 1'b0;
20
      Branch = 1'b0;
21
       Jump
              = 1'b0;
22
      ALUOp = 2'b00;
23
24
    □case (opcode)
25
    6'b000000: begin // R-type use ALU (ADD, SUB, AND, OR,....)
      RegDst = 1'bl; // to select rd before register file
26
27
             = 1'b0; //come from D2 (rt)
      ALUSrc
28
     MemtoReg = 1'b0;
29
      RegWrite = 1'bl;
                                     37
                                          □6'b100011: begin // I-type LW
     MemRead = 1'b0;
30
                                     38
                                           RegDst
                                                   = 1'b0;
31
     MemWrite = 1'b0;
                                     39
                                           ALUSrc
                                                   = 1'bl; // come from immediate
32
     Branch = 1'b0;
                                     40
                                           MemtoReg = 1'bl;
33
              = 1'b0:
      Jump
                                     41
                                           RegWrite = 1'b1;
              = 2'b10; //ALUop1 =0
34
      ALUOp
                                     42
                                           MemRead = 1'bl;
35
       end
                                     43
                                           MemWrite = 1'b0;
                                     44
                                           Branch = 1'b0;
                                     45
                                                   = 1'b0;
                                           Jump
                                           ALUOp
                                      46
                                                    = 2'b00;
                                     47
                                          end
                                          ⊟6'b101011: begin // I-type SW
                                     48
                                      49
                                           RegDst
                                                  = 1'b0;
                                     50
                                           ALUSrc = 1'bl;
                                           RegWrite = 1'bl:
                                     51
     default: begin
71
                                           MemtoReg = 1'b0;
                                     52
72
                 = 1'b0;
       RegDst
                                     53
                                           MemRead = 1'b0;
                                    54
73
       ALUSrc
                 = 1'b0;
                                           MemWrite = 1'bl;
                                           Branch = 1'b0;
                                     55
74
       MemtoReg = 1'b0;
                                                   = 1'b0;
                                     56
                                           Jump
75
       RegWrite = 1'b0;
                                           ALUOp = 2'b00;
                                     57
76
       MemRead = 1'b0;
                                     58
                                          end
77
       MemWrite = 1'b0;
                                     59
                                          6'b000100: begin // beq (branch if equal)
78
       Branch = 1'b0;
                                     60
                                                    = 1'b0;
                                           RegDst
79
       Jump
                 = 1'b0;
                                     61
                                           ALUSrc = 1'b0;
80
       aLUOp
                = 2'b00;
                                     62
                                           RegWrite = 1'bl;
81
                                     63
                                           MemtoReg = 1'b0;
         end
                                     64
                                           MemRead = 1'b0;
82
       endcase
                                     65
                                           MemWrite = 1'b0;
      end
83
                                     66
                                            Branch = 1'b1;
84
       endmodule
                                     67
                                            Jump
                                                    = 1'b0:
                                     68
                                           ALUOp
                                                    = 2'b01;
                                     69
                                            end
```


Register file:

the Register File is a crucial component that stores and provides fast access to the processor's registers. These registers are used to hold data temporarily during computation and are accessed by various instructions like arithmetic operations, memory load/store, and branching.

The **Register File** supports two types of operations:

Read: The ability to read data from one or two registers.

• Write: The ability to write data to a register



Code in Verilog:


```
⊟module Register_File (
   input clk, reset, we,
input [4:0] read_reg1, read_reg2, write_reg,
input [31:0] write_data,
output reg [31:0] read_data1, read_data2
   reg [31:0] regfile [0:31];
□initial begin
  regfile[8] = 32'd0;
regfile[9] = 32'd5;
regfile[10] = 32'd3;
      integer i;
曰always @(posedge clk or posedge reset) begin
曰if (reset) begin
曰for (i = 0; i < 32; i = i + 1) begin
regfile[i] <= 32'd0;
   end
  end else if (we && write_reg != 0) begin
  regfile[write_reg] <= write_data;
  -end
  end
⊟always @(*) begin
  read_data1 = regfile[read_reg1];
read_data2 = regfile[read_reg2];
  end
endmodule
```

ALU Control:

- ALU Control determines the operation for the ALU based on the ALUOp signal and the funct field for R-type instructions.
- For LW and SW the ALU performs addition (0010), while BEQ use subtraction (0110).
- R-type instructions are decoded using the **funct field**, enabling arithmetic, logical, shift, and comparison operations.
- Unrecognized instructions default to 1111 (No Operation) to prevent unintended execution.

The module is purely **combinational**, using a **case statement** to generate the correct ALU

control signal dynamically.



Verilog code:

```
module ALU Control (
 1
      input [5:0] funct,
 2
 3
      input [1:0] ALUOp,
 4
      output reg [3:0] ALUControl
     );
 5
 6
 7
     □always @(*) begin
 8
     □case (ALUOp)
 9
      2'b00: ALUControl = 4'b0010;
                                      //ABB (LW, SW)
      2'b01: ALUControl = 4'b0110;
10
                                      //SUB(BEQ)
11
     □2'bl0: begin // R-type
12
     □case (funct)
13
      //Arihmetic
      6'b100000: ALUControl = 4'b0010; // ADD
14
      6'b100010: ALUControl = 4'b0110; // SUB
15
16
      6'b011000: ALUControl = 4'b0011; // MUL
17
18
19
      //Logic
      6'b100100: ALUControl = 4'b0000; // AND
20
      6'b100101: ALUControl = 4'b0001; // OR
21
      6'b100111: ALUControl = 4'b1100; // NOR
22
      6'b101000: ALUControl = 4'b1101; // NAND
23
24
25
      //Shift
      6'b000000: ALUControl = 4'b1000; // SHL (Shift Left )
26
      6'b000010: ALUControl = 4'b1001; // SHR (Shift Right)
27
28
29
      //(Set Conditions)
30
      6'b101010: ALUControl = 4'b0111; // SLT
                                                (Set Less Than)
31
      6'b101011: ALUControl = 4'b1011; // SEQ
                                                (Set Equal)
32
      6'b101100: ALUControl = 4'b1100; // SNE (Set Not Equal)
33
      6'bl01101: ALUControl = 4'bl101; // SGT (Set Greater Than)
34
35
      default: ALUControl = 4'bllll; // No Operation
36
37
      endcase
38
      end
39
      2'bl1: ALUControl = 4'b0111; // SLT
      default: ALUControl = 4'bllll; // No Operation
40
41
      endcase
42
      end
43
      endmodule
44
```

ALU:

This **32-bit ALU** executes arithmetic, logic, shift, and comparison operations based on a **4-bit ALUControl signal**, making it suitable for MIPS-based processors.

1. Arithmetic Operations:

```
-ADD (4 'b0010) \rightarrow Uses an adder to compute A + B.
```

-SUB (4 'b0110) \rightarrow Uses the same adder but with B inverted to perform A - B.

-MUL (4 'b0011) \rightarrow Direct multiplication A * B.

Handles carry-out (cout) and overflow (v) for correctness.

2. Logical Operations:

```
AND (4'b0000) \rightarrow A \& B (bit masking).
```

OR (4'b0001) $\rightarrow A \mid B$ (bit setting).

NOR (4'b1100) $\rightarrow \sim (A \mid B)$.

NAND (4'b1101) $\rightarrow \sim (A \& B)$.

3. Shift Operations:

SHL (4'b1000) \rightarrow Left shift B << A.

SHR (4 'b1001) \rightarrow Right shift B >> A

4. Comparison Operations:

SLT (4'b0111) \rightarrow 1 if A > B, else 0.

SEQ (4'b1011) \rightarrow 1 if A == B, else 0.

SNE (4'b1100) \rightarrow 1 if A \neq B, else 0.

SGT (4'b1101) \rightarrow 1 if A < B, else 0.

Supports branching instructions in MIPS.

5. Zero Flag:

Set to 1 when ALUResult == 32'b0, useful for BEQ instruction.

Verilog code

- Adder Subtractor For 32-bit :

```
module Adder SUB
1
2
   3
     input A ,B,
4
     input Cin,
5
     output Sum ,c
    L);
 6
7
     assign Sum = A^B^Cin;
8
    assign c = (A&B) | (B&Cin) | (A&Cin);
9
    endmodule
    module Adder Subtractor
10
     #(parameter N=32)
11
12 🗏 (
13
     input [N-1:0]A,
14
     input [N-1:0] B,
15
     input cin,
16
     output [N-1:0] s,
17
     output cout, v
   L);
18
19
    wire [31:0]B c;
20
    wire [N:0]cloop;
    assign B_c=B^{N{cin}};
21
    assign cloop[0]=cin;
22
23
    genvar i;
24 Egenerate
   \Box for (i=0; i<N; i=i+1) begin: adder sub
26
    Adder SUB add0(A[i], Bc[i], cin, s[i], cloop[i+1]);
    end
endgenerate
27
28
29
    assign cout=cloop[N];
30
    assign v=cout^cloop[N-1];
     endmodule
31
```

- Comparator For 32-bit:

```
33 module comp //1 -bit
   (input A,B,
35
     output g_t,eq,l_t
36
37
     assign g_t= A&~B;
38
    assign eq= (~A & ~B) | (A & B);
39
    assign 1 t = ~A & B;
40
    endmodule
41
     module Comparator
42
     #(parameter N=32)
43 🖂 (
44
      input [N-1:0] A,
     input [N-1:0] B,
45
     output g_t, eq, l_t
46
    L);
47
48
     wire [N-1:0] gt_wire, eq_wire, lt_wire;
49
     wire [N-1:0] eq_loop;
50
     wire [N-1:0] gt_loop;
51
     genvar i;
    generate
52
53
    \Box for (i = 0; i < N; i = i + 1) begin: compara
54
     comp com0(A[i], B[i], gt_wire[i], eq_wire[i], lt_wire[i]);
55
      end
    endgenerate
56
     assign eq_loop[0] = eq_wire[0]; //Cumulative logic for equality and greater-than
57
     assign gt_loop[0] = gt_wire[0];
    -generate
60
    \Box for (i = 1; i < N; i = i + 1) begin: cumulative logic
61
     assign eq_loop[i] = eq_loop[i-l] & eq_wire[i];
62
     assign gt_loop[i] = gt_loop[i-l] | (eq_loop[i-l] & gt_wire[i]);
     end
endgenerate
63
64
65
    assign g_t = gt_loop[N-1]; // A > B
66
     assign eq = eq_loop[N-1]; // A == B
67
     assign l_t = ~(eq | g_t); // A < B
    endmodule
68
```

- ALU TOP MODULE:

```
74
    module ALU (
75
     input [31:0] A, B,
76
     input [3:0] ALUControl,
77
     output reg [31:0] ALUResult,
78
     output Zero Flag
     L);
79
80
     wire [31:0]sum,sub;
81
     wire cout add, v add;
      wire cout sub, v sub;
82
83
     wire g t,eq,l t;
84
     Adder_Subtractor add (.A(A),.B(B),.cin(1'b0),.s(sum),.cout(cout_add),.v(v_add));
     Adder Subtractor sub0 (.A(A),.B(B),.cin(1'b1),.s(sub),.cout(cout sub),.v(v sub));
86
     Comparator compa(.A(A),.B(B),.g t(g t), .eq(eq),.1 t(1 t));
```

```
87 — always @(*) begin
  88   case (ALUControl)
       // Arithmetic
  89
       4'b0010: ALUResult = sum ; // ADD
  91
       4'b0110: ALUResult = sub; // SUB
  92
       4'b0011: ALUResult = A * B; // MUL
  93
  94
       // Logoc
  95
       4'b0000: ALUResult = A & B; // AND
  96
       4'b0001: ALUResult = A | B; // OR
  97
       4'b1100: ALUResult = ~(A | B); // NOR
  98
       4'b1101: ALUResult = ~(A & B); // NAND
  99
 100
       // Shift
 101
       4'bl000: ALUResult = B << A; // SHL (Shift Left Logical)
 102
       4'bl001: ALUResult = B >> A; // SHR (Shift Right Logical)
 103
112
      // Comparaison
113
      4'b0111: ALUResult = (1_t) ? 32'd1 : 32'd0; //(A<B)
      4'b1011: ALUResult = (eq) ? 32'd1 : 32'd0; //(A=B)
114
115
      4'bl100: ALUResult = ~(eq) ? 32'dl : 32'd0; //(A!=B)
      4'b1101: ALUResult = (g t) ? 32'd1 : 32'd0; //(A>B)
116
117
118
      default: ALUResult = 32'b0;
119
      endcase
     end
120
121
     assign Zero Flag = (ALUResult == 0) ? 1 : 0;
122
123
      endmodule
```

Data Memory:

- -The **Data Memory** module stores and retrieves 32-bit words using **word-aligned addressing**. Since each word is **4 bytes**, we ignore the **lowest two bits (address[1:0])** to ensure proper alignment. Instead, we use address [11:2], which shifts the address right by **2 bits**, effectively dividing by 4.
- -The **Data Memory** module handles **load** (**LW**) and **store** (**SW**) operations. It consists of **1024 words** (each 32-bit) and uses **word-aligned addressing**.
 - Reads (MemRead = 1) → Data is fetched from memory and assigned to read data.

- Writes (MemWrite = 1) → On the rising edge of clk, data_in is stored at the specified address.
- Reset (reset = 1) → Clears read_data to 0.

It ensures proper memory access during program execution.

Verilog Code:

```
module Data Memory (
     input clk, MemWrite, MemRead, reset,
 3
     input [31:0] address,
      input [31:0] data_in,
 5
     output reg [31:0] read data
 6
     );
 7
8
    reg [31:0] mem [0:1023];
9
     wire [9:0] mem address = address[11:2]; // word-aligned
10
11
    integer i;
12
    -initial begin
13
   14
      mem[i] = 32'b0;
15
     end
16
    end
17
18
19
   □always @(posedge clk) begin
20
   if (reset) begin
21
     read data <= 32'b0;
     end else if (MemWrite) begin
22
23
      mem[mem address] <= data in;</pre>
    end
24
    end
25
26
27
    □always @(*) begin
    if (MemRead) begin
28
29
      read data = mem[mem address];
     end
30
31
     end
32
33
    endmodule
```

TOP Module:

```
module Mux2 // 2x1
       #(parameter N=32)
     ⊟(
 3
      input [N-1:0]A,B,
 4
 5
      input S,
 6
      output reg [N-1:0]Y
 8
      always @(*)
 9
     ⊟begin
10
     ⊟case (S)
      1'b0: Y=A;
11
12
      1'b1: Y=B;
     endcase
end
13
14
15
      endmodule
16
     module MIPS Processor (
17
      input clk, reset,
input [31:0] pc_in
18
19
      L);
20
      wire [31:0] pc_out, instruction, reg_datal, reg_data2, alu_result, mem_data, write_data; //inputs
21
22
      wire [31:0] Sign_Exetend, alu_src_mux_out, Branch; //outputs
23
      wire [4:0] write_reg;
24
      wire [3:0] alu_control;
25
      wire [1:0] alu op;
26
      wire reg_dst, alu_src, mem_to_reg, reg_write, mem_read, mem_write, branch, jump, zero_flag;
27
28
29
      program counter PC (.clk(clk),.reset(reset),.address in(pc in),.address out(pc out));
30
      // instruction memory
31
32
      instruction memory IM (.address in(pc out),.clk(clk),.instruction(instruction),.reset(reset));
33
34
       // control unit
35
     Gontrol_Unit CU (.opcode(instruction[31:26]),.RegDst(reg_dst), .ALUSrc(alu_src),.MemtoReg(mem_to_reg),
    .RegWrite(reg_write),.MemRead(mem_read),.MemWrite(mem_write),.Branch(branch),.Jump(jump),.ALUOp(alu_op));
36
       // Register File
39
    Register_File RF (.clk(clk), .we(reg_write), .reset(reset),.read_regl(instruction[25:21]),
40
      .read_reg2(instruction[20:16]), .write_reg(write_reg),.write_data(write_data),
.read_datal(reg_datal), .read_data2(reg_data2));
41
42
 43
 44
      ALU_Control ALUC (.funct(instruction[5:0]),.ALUOp(alu_op),.ALUControl(alu_control));
 45
 46
 47
      ALU ALU (.A(reg_datal),.B(alu_src_mux_out),.ALUControl(alu_control),.ALUResult(alu_result),.Zero_Flag(zero_flag));
48
49
       // Data Memory
     Data Memory DM (.clk(clk),.MemWrite(mem_write),.MemRead(mem_read),.address(alu_result),.data_in(reg_data2),
50
      .read_data(mem_data),.reset(reset));
51
52
 53
       // Sign Extend to save sign
 54
      assign Sign_Exetend = {{16{instruction[15]}}, instruction[15:0]};
55
56
       // Multiplexers A=0 ,B=1
57
       Mux2 #(5) RegDst (.A(instruction[20:16]), .B(instruction[15:11]), .S(reg_dst), .Y(write_reg));
      Mux2 ALUSrc (.A(reg_data2), .B(Sign_Exetend), .S(alu_src), .Y(alu_src_mux_out));
Mux2 MemToReg (.A(alu_result), .B(mem_data), .S(mem_to_reg), .Y(write_data));
58
59
       assign Branch = (pc_out+4) + (Sign_Exetend << 2);
Mux2 Branch_mux (.A(pc_out + 4), .B(Branch), .S(branch & zero_flag), .Y(pc_in));</pre>
 62
63
64
       endmodule
```

Testbench:

A **testbench** verifies module functionality by simulating inputs and checking outputs. It typically:

- Generates clock and reset signals.
- Applies test values to inputs.
- Observes and verifies outputs.

For MIPS, it tests operations like **ALU calculations**, **memory access**, **and control signals** to ensure correct behavior.


Testbench code:

```
module TB File;
  reg clk, reset;
  reg [31:0] pc_in;
  wire [31:0] pc out, instruction, reg datal, reg data2, alu result, mem data, write data;
  wire [31:0] Sign_Exetend, alu_src_mux_out, Branch;
  wire [4:0] write reg;
  wire [3:0] alu control;
  wire [1:0] alu op;
  wire reg_dst, alu_src, mem_to_reg, reg_write, mem_read, mem_write, branch, jump, zero_flag;
  MIPS_processor uut (.clk(clk), .reset(reset), .pc_in(pc_in));
  always begin
     #5 clk = ~clk; end
  initial begin
     clk = 0;
     reset = 0;
     pc in = 32'h000000000;
     #10 reset = 1;
     #10 reset = 0;
     pc in = 32'b0; #40;
     #40;
     pc_in = 32'b0000000000000000000000000011000; #40;
     pc_in = 32'b0000000000000000000000000111000; #40;
     pc in = 32'b0000000000000000000000000101000; #40;
     pc_in = 32'b00000000000000000000000000101100; #40;
     pc in = 32'b0000000000000000000000000110000; #40;
     pc_in = 32'b0000000000000000000000000110100; #40;
     pc_in = 32'b0000000000000000000000000111000; #40;
     pc in = 32'b00000000000000000000000000111100; #40
```

```
#10 reset = 1;
    #10 reset = 0;
    pc in = 32'b0; #40;
    #40:
    #40:
    pc in = 32'b0000000000000000000000000011000; #40;
    pc in = 32'b00000000000000000000000000111000; #40;
    pc in = 32'b00000000000000000000000000101000; #40;
    pc in = 32'b0000000000000000000000000101100; #40;
    pc in = 32'b0000000000000000000000000110000; #40;
    pc in = 32'b0000000000000000000000000110100; #40;
    pc in = 32'b0000000000000000000000000111000; #40;
    pc in = 32'b00000000000000000000000000111100; #40
end
endmodule
```

Timing For each instruction:

1)ADD:



	,-		
	Wave - Default		
	≨ 1 →	Msgs	
	4 /MIPS_Processor/dk	St1	
	// /MIPS_Processor/reset	St0	
	→ /MIPS_Processor/pc_in	00000000000000	000000000000000000000000000000000000000
	+-/ /MIPS_Processor/pc_out	00000000000000	000000000000000000000000000000000000000
		0000000100101	00000001001010100100000000100010
	∓ - ∜ /MIPS_Processor/reg_data1	00000000000000	000000000000000000000000000000000000000
	II - / /MIPS_Processor/reg_data2	00000000000000	000000000000000000000000000000000000000
	→ /MIPS_Processor/alu_result	00000000000000	000000000000000000000000000000000000000
2) SUB:	→ /MIPS_Processor/mem_data	xxxxxxxxxxxxxxxx	
- , 333 .	MIPS_Processor/write_data	0000000000000	000000000000000000000000000000000000000
	MIPS_Processor/Sign_Exetend	00000000000000	000000000000000000000000000000000000000
	MIPS_Processor/alu_src_mux_out	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/Branch	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/write_reg	01000	01000
	/MIPS_Processor/alu_control	0110	0110
	/MIPS_Processor/alu_op	10 St1	10
	/MIPS_Processor/reg_dst		
	/MIPS_Processor/alu_src	St0	
	//MIPS_Processor/mem_to_reg //MIPS_Processor/reg_write	St0 St1	
		St0	
	// MIPS_Processor/mem_read // MIPS_Processor/mem_write	St0	
	/MIPS_Processor/branch	St0	
	/MIPS_Processor/jump	St0	
	/MIPS_Processor/zero_flag	St0	
_	Now	1800 ps	.000 ps 1200 ps
	Wave - Default		
	Wave - Default	Msgs	
	♦ 1 •		
	/MIPS_Processor/clk	St1	
	/MIPS_Processor/clk //MIPS_Processor/reset	St1 St0	
	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in	St1 St0 00000000000000000000	000000000000000000000000000000000000000
	// /MIPS_Processor/clk // /MIPS_Processor/reset // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out	St1 St0 000000000000000 000000000000000	00000000000000000000000000000000000000
A)	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction	St1 St0 000000000000000 0000000000000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/clk /MIPS_Processor/reset /	St1 St0 000000000000000 0000000000000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2	St1 St0 00000000000000 000000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/clk //MIPS_Processor/reset /	St1 St0 00000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/clk /MIPS_Processor/reset /	St1 St0 00000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/clk /MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000100101 00000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 00000000000000 0000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk /MIPS_Processor/reset /	St1 St0 00000000000000 0000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk /MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/alu_src_mux_out /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/alu_src_mux_out /MIPS_Processor/alu_src_mux_out /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/slu_src_mux_out /MIPS_Processor/slu_src_mux_out /MIPS_Processor/alu_control /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/alu_op /MIPS_Processor/alu_src /MIPS_Processor/alu_src /MIPS_Processor/reg_dst /MIPS_Processor/alu_src /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/mem_to_reg /MIPS_Processor/reg_write /MIPS_Processor/mem_read	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
3) MUL:	/MIPS_Processor/dk //MIPS_Processor/reset /	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000

Now

3400 ps

	Wave - Default	1	
	₹1 •	Msgs	
	<pre>/MIPS_Processor/dk</pre>	St1	
	<pre>//MIPS_Processor/reset</pre>	St0	
		00000000000000	000000000000000000000000000000001100
	II ■ / /MIPS_Processor/pc_out	00000000000000	000000000000000000000000000000000000000
	→ /MIPS_Processor/instruction	0000000100101	000000010010101001000000000100100
4) A NID:	II → /MIPS_Processor/reg_data1	00000000000000	000000000000000000000000000000000000000
4)AND:		00000000000000	000000000000000000000000000000000000000
		00000000000000	000000000000000000000000000000000000000
	II II II II II II II II II II	xxxxxxxxxxxxxx	
	II → /MIPS_Processor/write_data	00000000000000	000000000000000000000000000000000000000
	- → /MIPS_Processor/Sign_Exetend	00000000000000	000000000000000000000000000000000000000
	II → /MIPS_Processor/alu_src_mux_out	00000000000000	000000000000000000000000000000000000000
		00000000000000	00000000000000010000000010100000
	II → /MIPS_Processor/write_reg	01000	01000
		0000	0000
	II → /MIPS_Processor/alu_op	10	10
	// /MIPS_Processor/reg_dst	St1	
	/ /MIPS_Processor/alu_src	St0	
	/MIPS_Processor/mem_to_reg	St0	
	/MIPS_Processor/reg_write	St1	
	/ /MIPS_Processor/mem_read	St0	
	// /MIPS_Processor/mem_write	St0	
	// /MIPS_Processor/branch	St0	
	/ /MIPS_Processor/jump	St0	
	/ /MIPS_Processor/zero_flag	St0	
	Now	4900 ps	4200 ps 440
		4900 ps	4200 ps 440
	Now Wave - Default		
	Wave - Default ====================================	Msgs	4200 ps 440
	Wave - Default ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓ ✓	Msgs St1	4200 ps 440
	Wave - Default	Msgs	4200 ps 440
	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset // MIPS_Processor/pc_in	Msgs St1 St0 0000000000000000000000000000000	4200 ps 440
	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out	Msgs St1 St0 000000000000000	4200 ps 440 000000000000000000000000000000000
	Wave - Default //MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction	Msgs St1 St0 000000000000000 00000000100101	4200 ps 440 000000000000000000000000000000000
	Wave - Default /MIPS_Processor/clk /MIPS_Processor/reset //MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default /MIPS_Processor/dk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2	Msgs St1 St0 00000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/clk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/clk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data // MIPS_Processor/write_data	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset /- / MIPS_Processor/pc_in /- / MIPS_Processor/pc_out /- / MIPS_Processor/instruction /- / MIPS_Processor/reg_data1 /- / MIPS_Processor/reg_data2 /- / MIPS_Processor/alu_result /- / MIPS_Processor/mem_data /- / MIPS_Processor/write_data /- / MIPS_Processor/write_data /- / MIPS_Processor/Sign_Exetend	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data // MIPS_Processor/write_data // MIPS_Processor/Sign_Exetend // MIPS_Processor/alu_src_mux_out	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/clk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data // MIPS_Processor/write_data // MIPS_Processor/sign_Exetend // MIPS_Processor/alu_src_mux_out // MIPS_Processor/Branch	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default // MIPS_Processor/dk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/write_data // MIPS_Processor/write_data // MIPS_Processor/Sign_Exetend // MIPS_Processor/Branch // MIPS_Processor/Write_reg	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	// Wips_processor/dk // Mips_processor/pc_in // Mips_processor/pc_out // Mips_processor/pc_out // Mips_processor/pc_data1 // Mips_processor/reg_data2 // Mips_processor/alu_result // Mips_processor/mem_data // Mips_processor/write_data // Mips_processor/sign_exetend // Mips_processor/sign_exetend // Mips_processor/alu_src_mux_out // Mips_processor/branch // Mips_processor/write_reg // Mips_processor/alu_control // Mips_processor/alu_op	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	// MIPS_Processor/dk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/write_data // MIPS_Processor/write_data // MIPS_Processor/sign_Exetend // MIPS_Processor/sign_Exetend // MIPS_Processor/Branch // MIPS_Processor/write_reg // MIPS_Processor/alu_control // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/alu_op // MIPS_Processor/reg_dst // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/mem_to_reg	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	// MIPS_Processor/dk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/write_data // MIPS_Processor/write_data // MIPS_Processor/sign_Exetend // MIPS_Processor/sign_Exetend // MIPS_Processor/Branch // MIPS_Processor/write_reg // MIPS_Processor/alu_control // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/alu_op // MIPS_Processor/reg_dst // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/alu_src // MIPS_Processor/mem_to_reg	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	// MIPS_Processor/dk // MIPS_Processor/reset /	Msgs St1 St0 000000000000000 00000000000000 000000	4200 ps 440 000000000000000000000000000000000
5)OR:	Wave - Default	Msgs St1 St0 0000000000000000 000000000000000	4200 ps 440 000000000000000000000000000000000

MIPS_Processor/zero_flag

	Wave - Default			
	wave - Delauit			3////
	₹1 •		Msgs	
	/MIPS_Processor/dk		t1	
6)NOR:	/MIPS_Processor/reset		t0	
,				00000000000000000000000000011000
	→ /MIPS_Processor/pc_out → / /MIPS_Processor/instruction			000000000000000000000000000000000000000
	+			0000000100101010100100000000100111 000000
	-/ /MIPS_Processor/reg_data2			000000000000000000000000000000000000000
	#/MIPS_Processor/alu_result		11111111111111	11111111111111111111111111111111000
	+- /MIPS_Processor/mem_data		xxxxxxxxxxxxx	
	+- / MIPS_Processor/write_data		.1111111111111	11111111111111111111111111111111000
	+/MIPS_Processor/Sign_Exetend	c c	0000000000000	000000000000000000100000000100111
	+/ /MIPS_Processor/alu_src_mux_			000000000000000000000000000000000000011
	- /MIPS_Processor/Branch			00000000000000010000000010111000
	-/ /MIPS_Processor/write_reg	0	1000	01000
	+-// /MIPS_Processor/alu_control	1	100	1100
	+-/ /MIPS_Processor/alu_op	1	.0	10
	/MIPS_Processor/reg_dst	S	t1	
	/MIPS_Processor/alu_src	S	t0	
	/MIPS_Processor/mem_to_reg	S	t0	
	/MIPS_Processor/reg_write	S	t1	
	/ /MIPS_Processor/mem_read	S	t0	
	/MIPS_Processor/mem_write	S	t0	
	/MIPS_Processor/branch	S	t0	
	/MIPS_Processor/jump	S	t0	
	/MIPS_Processor/zero_flag	S	it0	
	△ 🗷 🗗 👁			
		Now	7900 ps	
	Wave - Default	Now	7900 ps	7200 ps 7400 p
		Now	7900 ps	7200 ps 7400 p
	Wave - Default	Now	Msç	7200 ps 7400 p
	Wave - Default ✓ ✓ ✓ /MIPS_Processor/dk	Now	Msg St1	7200 ps 7400 p
	Wave - Default	Now	Msq St1 St0	7200 ps 7400 p
	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset // MIPS_Processor/pc_in	Now	Msq St1 St0 0000000000000000000000000000000	7200 ps 7400 p
	Wave - Default // MIPS_Processor/clk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out	Now	Msq St1 St0	7200 ps 7400 p gs
	Wave - Default // MIPS_Processor/dk // MIPS_Processor/reset // MIPS_Processor/pc_in	Now	Msg St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p 7500 ps 7400 p 7500 ps 7400 p
	Wave - Default	Now	Msg St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 750
7)NAND:	Wave - Default //MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1	Now	Msq St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p 7500 ps 7400 p 7500 ps 7400 p
7)NAND:	Wave - Default // MIPS_Processor/clk // /MIPS_Processor/reset // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/instruction // /MIPS_Processor/reg_data1 // /MIPS_Processor/reg_data2	Now	Msg St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p 7500 ps 7400 p 7500 ps 7400 p
7)NAND:	Wave - Default // MIPS_Processor/clk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result	Now	Msg St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p 7500 ps 7400 p 7500 ps 7400 p 7500 ps 7400 p
7)NAND:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/mem_data		Msg St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 750
7)NAND:	// Wave - Default // /MIPS_Processor/clk // /MIPS_Processor/reset // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/instruction // /MIPS_Processor/reg_data1 // /MIPS_Processor/reg_data2 // /MIPS_Processor/alu_result // /MIPS_Processor/mem_data // /MIPS_Processor/write_data	nd	Msq St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 75
7)NAND:	Wave - Default	nd	Msq St1 St0 0000000000000000000000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// // // // // // // // // // // // //	nd	Msq St1 St0 0000000000000000000 000000000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p 7500 ps 7400 p 7500 ps 7400 p 7600 p
7)NAND:	Wave - Default	nd	Msq. St1 St0 00000000000000 00000000100101 00000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// Wave - Default // /MIPS_Processor/clk // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/pc_out // /MIPS_Processor/reg_data1 // /MIPS_Processor/reg_data2 // /MIPS_Processor/reg_data2 // /MIPS_Processor/alu_result // /MIPS_Processor/write_data // /MIPS_Processor/sign_Exeten // /MIPS_Processor/sign_Exeten // /MIPS_Processor/Branch // /MIPS_Processor/write_reg // /MIPS_Processor/alu_control // /MIPS_Processor/alu_control // /MIPS_Processor/alu_op	nd	Msg St1 St0 0000000000000000 00000000000000 000000	7200 ps 7400 p 7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// Wave - Default // /MIPS_Processor/clk // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/pc_out // /MIPS_Processor/reg_data1 // /MIPS_Processor/reg_data2 // /MIPS_Processor/alu_result // /MIPS_Processor/write_data // /MIPS_Processor/write_data // /MIPS_Processor/sign_Exeten // /MIPS_Processor/alu_src_mux // /MIPS_Processor/Branch // /MIPS_Processor/write_reg // /MIPS_Processor/alu_control // /MIPS_Processor/alu_op // /MIPS_Processor/reg_dst	nd	Msg St1 St0 000000000000000 00000000000000 000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// Wave - Default // /MIPS_Processor/clk // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/pc_out // /MIPS_Processor/reg_data1 // /MIPS_Processor/reg_data2 // /MIPS_Processor/reg_data2 // /MIPS_Processor/alu_result // /MIPS_Processor/write_data // /MIPS_Processor/sign_Exeten // /MIPS_Processor/Branch // /MIPS_Processor/Branch // /MIPS_Processor/alu_control // /MIPS_Processor/alu_control // /MIPS_Processor/reg_dst // /MIPS_Processor/reg_dst // /MIPS_Processor/reg_dst // /MIPS_Processor/alu_src	nd c_out	Msg St1 St0 000000000000000 00000000000000 000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// // // // // // // // // // // // //	nd c_out	Msq. St1 St0 000000000000000 00000000000000 000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	Wave - Default	nd c_out	Msg St1 St0 00000000000000000 00000000000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/sign_Exeten //MIPS_Processor/alu_src_mux //MIPS_Processor/alu_src_mux //MIPS_Processor/write_reg //MIPS_Processor/alu_control //MIPS_Processor/alu_op //MIPS_Processor/alu_op //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_write //MIPS_Processor/reg_write //MIPS_Processor/reg_write	nd c_out	Msg St1 St0 0000000000000000 000000000000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// MIPS_Processor/clk // MIPS_Processor/pc_in /	nd c_out	Msg St1 St0 0000000000000000 000000000000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// MIPS_Processor/clk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/sign_Exeten // MIPS_Processor/sign_Exeten // MIPS_Processor/Branch // MIPS_Processor/Branch // MIPS_Processor/alu_control // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_write // MIPS_Processor/reg_write // MIPS_Processor/mem_to_reg // MIPS_Processor/mem_tead // MIPS_Processor/mem_write // MIPS_Processor/branch	nd c_out	Msq. St1 St0 0000000000000000 000000000000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	/MIPS_Processor/clk //MIPS_Processor/pc_in //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exeten //MIPS_Processor/sign_Exeten //MIPS_Processor/Branch //MIPS_Processor/write_reg //MIPS_Processor/alu_control //MIPS_Processor/alu_op //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_write //MIPS_Processor/reg_write //MIPS_Processor/reg_write //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_write //MIPS_Processor/mem_write //MIPS_Processor/branch //MIPS_Processor/jump	nd c_out	Msq. St1 St0 0000000000000000 000000000000000	7200 ps 7400 p 7400 p 7500 ps 7400 p
7)NAND:	// MIPS_Processor/clk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/sign_Exeten // MIPS_Processor/sign_Exeten // MIPS_Processor/Branch // MIPS_Processor/Branch // MIPS_Processor/alu_control // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_write // MIPS_Processor/reg_write // MIPS_Processor/mem_to_reg // MIPS_Processor/mem_tead // MIPS_Processor/mem_write // MIPS_Processor/branch	nd c_out	Msq. St1 St0 0000000000000000 000000000000000	7200 ps 7400 p 7500 ps 7400 p


	Wave - Default		
	<u>~</u>	Msgs	
	A MYDC December (all)		
о/СПІ -	<pre>/MIPS_Processor/dk //MIPS_Processor/reset</pre>	St1 St0	
8)SHL:	MIPS_Processor/pc_in	000000000000000000000000000000000000000	000000000000000000000000000000000000000
	#-/ /MIPS_Processor/pc_out	000000000000000000000000000000000000000	000000000000000000000000000000000000000
	+- /MIPS_Processor/instruction	0000000000001	000000000001001010000000000000000000000
	+- /MIPS_Processor/reg_data1	00000000000000	000000000000000000000000000000000000000
	+- /MIPS_Processor/reg_data2	00000000000000	000000000000000000000000000000000000000
	#/MIPS_Processor/alu_result	00000000000000	000000000000000000000000000000000000000
	- /MIPS_Processor/mem_data	xxxxxxxxxxxxxxx	
	- /MIPS_Processor/write_data	00000000000000	000000000000000000000000000000000000000
	-/ /MIPS_Processor/Sign_Exetend	00000000000000	00000000000000000100000000000000
	+- /MIPS_Processor/alu_src_mux_out	00000000000000	000000000000000000000000000000000000000
	+- /MIPS_Processor/Branch	00000000000000	00000000000000000100000000000100100
	+- /MIPS_Processor/write_reg	01000	01000
	-/ /MIPS_Processor/alu_control	1000	1000
	+- /MIPS_Processor/alu_op	10	10
	/MIPS_Processor/reg_dst	St1	
	/MIPS_Processor/alu_src	St0	
	/MIPS_Processor/mem_to_reg	St0	
	/MIPS_Processor/reg_write	St1	
	/MIPS_Processor/mem_read	St0	
	/MIPS_Processor/mem_write	St0	
	/MIPS_Processor/branch	St0	
	/MIPS_Processor/jump	St0	
	/MIPS_Processor/zero_flag	St0	
		_	
	140	ow 10500 ps	9800 ps 1000
	Wave - Default		37777
	^		
	. ≦2 ▼	Msgs	
9)SHR:		Msgs St1	
9)SHR:	4 /MIPS_Processor/dk	Msgs St1 St0	
9)SHR:	// /MIPS_Processor/clk // /MIPS_Processor/reset	St1	000000000000000000000000000000000000000
9)SHR:	4 /MIPS_Processor/dk	St1 St0	000000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in	St1 St0 00000000000000000000000000000000	
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out	St1 St0 00000000000000000000000000000000	000000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/instruction // /MIPS_Processor/reg_data1	St1 St0 000000000000000 0000000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset //MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2	St1 St0 000000000000000 000000000000000 000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/mem_data //MIPS_Processor/write_data	St1 St0 000000000000000 000000000000000 000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/mem_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend	St1 St0 000000000000000 000000000000001 00000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/alu_src_mux_out /MIPS_Processor/Branch	St1 St0 000000000000000 00000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/Sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/Write_reg	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/Sign_Exetend /MIPS_Processor/alu_src_mux_out /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/alu_control	St1 St0 000000000000000 000000000000000 000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/sign_Exetend //MIPS_Processor/alu_src_mux_out //MIPS_Processor/Branch //MIPS_Processor/write_reg //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/alu_op	St1 St0 0000000000000000 0000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset /-//MIPS_Processor/pc_in /-//MIPS_Processor/pc_out /-//MIPS_Processor/instruction /-//MIPS_Processor/reg_data1 /-//MIPS_Processor/reg_data2 /-//MIPS_Processor/alu_result /-//MIPS_Processor/write_data /-//MIPS_Processor/write_data /-//MIPS_Processor/Sign_Exetend /-//MIPS_Processor/alu_src_mux_out /-//MIPS_Processor/Branch /-//MIPS_Processor/write_reg /-//MIPS_Processor/alu_control /-//MIPS_Processor/alu_op //MIPS_Processor/reg_dst	St1 St0 0000000000000000 00000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset /	St1 St0 000000000000000 00000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset ///MIPS_Processor/pc_out ///MIPS_Processor/pc_out ///MIPS_Processor/reg_data1 ///MIPS_Processor/reg_data2 ///MIPS_Processor/alu_result ///MIPS_Processor/mem_data ///MIPS_Processor/write_data ///MIPS_Processor/Sign_Exetend ///MIPS_Processor/Sign_Exetend ///MIPS_Processor/Branch ///MIPS_Processor/write_reg ///MIPS_Processor/alu_control ///MIPS_Processor/alu_control ///MIPS_Processor/alu_op //MIPS_Processor/alu_op //MIPS_Processor/alu_src //MIPS_Processor/alu_src //MIPS_Processor/alu_src //MIPS_Processor/alu_src //MIPS_Processor/alu_src //MIPS_Processor/alu_src //MIPS_Processor/alu_src	St1 St0 0000000000000000 0000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/sign_Exetend //MIPS_Processor/sign_Exetend //MIPS_Processor/alu_src_mux_out //MIPS_Processor/alu_src_mux_out //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/reg_dst //MIPS_Processor/mem_to_reg //MIPS_Processor/reg_write	St1 St0 00000000000000000 000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/sign_Exetend //MIPS_Processor/sign_Exetend //MIPS_Processor/alu_src_mux_out //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_write //MIPS_Processor/reg_write //MIPS_Processor/mem_read	St1 St0 0000000000000000 0000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/sign_Exetend //MIPS_Processor/sign_Exetend //MIPS_Processor/alu_src_mux_out //MIPS_Processor/alu_src_mux_out //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/reg_dst //MIPS_Processor/mem_to_reg //MIPS_Processor/reg_write	St1 St0 00000000000000000 000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/alu_op /MIPS_Processor/alu_src /MIPS_Processor/alu_src /MIPS_Processor/alu_op /MIPS_Processor/reg_dst /MIPS_Processor/reg_write /MIPS_Processor/mem_to_reg /MIPS_Processor/mem_tead /MIPS_Processor/mem_read /MIPS_Processor/mem_write	St1 St0 0000000000000000 0000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset /-//MIPS_Processor/pc_in /-//MIPS_Processor/pc_out /-//MIPS_Processor/reg_data1 /-//MIPS_Processor/reg_data2 /-//MIPS_Processor/alu_result /-//MIPS_Processor/sign_Exetend /-//MIPS_Processor/Sign_Exetend /-//MIPS_Processor/Sign_Exetend /-//MIPS_Processor/Branch /-//MIPS_Processor/Branch /-//MIPS_Processor/alu_control /-//MIPS_Processor/alu_control /-//MIPS_Processor/alu_control /-//MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_write //MIPS_Processor/reg_write //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_write //MIPS_Processor/branch	St1 St0 0000000000000000 0000000000000	00000000000000000000000000000000000000
9)SHR:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/sign_Exetend //MIPS_Processor/sign_Exetend //MIPS_Processor/alu_src_mux_out //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_write //MIPS_Processor/branch //MIPS_Processor/branch //MIPS_Processor/zero_flag	St1 St0 0000000000000000 0000000000000	00000000000000000000000000000000000000

	Wave - Default		
	41-	Msgs	1
	∳ 1 *	·	
	/MIPS_Processor/clk	St1	
10)SLT :	// MIPS_Processor/reset	St0	
,	→ /MIPS_Processor/pc_in	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/pc_out	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/instruction	0000000100101	00000001001010100100000000101010
	/MIPS_Processor/reg_data1	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/reg_data2	000000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/alu_result	000000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/mem_data	xxxxxxxxxxxxxx	
	/MIPS_Processor/write_data	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/Sign_Exetend	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/alu_src_mux_out	00000000000000	00000000000000000000000000000000011
	→ /MIPS_Processor/Branch AMDS_Processor/Branch	00000000000000	000000000000000000000000000000000000000
	/MIPS_Processor/write_reg	01000	01000
	*/ MIPS_Processor/alu_control	0111	0111
	/MIPS_Processor/alu_op	10	10
	/MIPS_Processor/reg_dst	St1	
	/MIPS_Processor/alu_src	St0	
	/ MIPS_Processor/mem_to_reg	St0	
	/ MIPS_Processor/reg_write	St1	
	/ MIPS_Processor/mem_read	St0	
	/MIPS_Processor/mem_write	St0	
	/MIPS_Processor/branch	St0	
	/MIPS_Processor/jump	St0	
	/MIPS_Processor/zero_flag	St1	
	Now	13400 ps	2600 ps 12800 ps
	wave - Detault		77777
11)SEQ :	≨ 1+	Msg:	s
11)SEQ :		Msg:	
11)SEQ :	4 +		
11)SEQ :	✓ ✓ /MIPS_Processor/dk	St1	000000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk /MIPS_Processor/reset	St1 St0	000000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in	St1 St0 00000000000000000000000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out	St1 St0 00000000000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction	St1 St0 00000000000000000000 00000000100101	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1	St1 St0 0000000000000000000 000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2	St1 St0 0000000000000000000 000000000000	00000000000000000000000000000000000000
11)SEQ :	// MIPS_Processor/clk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result	St1 St0 000000000000000000 0000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/ck //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/mem_data	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/mem_data //MIPS_Processor/write_data	St1 St0 000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/mem_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend //MIPS_Processor/Branch //MIPS_Processor/Write_reg	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend //MIPS_Processor/Branch //MIPS_Processor/write_reg //MIPS_Processor/write_reg //MIPS_Processor/alu_control	St1 St0 00000000000000000 0000000000000	00000000000000000000000000000000000000
11)SEQ :	// // // // // // // // // // // // //	St1 St0 000000000000000000 000000000000	00000000000000000000000000000000000000
11)SEQ :	// MIPS_Processor/clk // MIPS_Processor/reset // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/instruction // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data // MIPS_Processor/write_data // MIPS_Processor/sign_Exetend // MIPS_Processor/sign_Exetend // MIPS_Processor/alu_src_mux_out // MIPS_Processor/write_reg // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/reg_dst	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend //MIPS_Processor/Branch //MIPS_Processor/write_reg //MIPS_Processor/write_reg //MIPS_Processor/alu_control //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/alu_src	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend //MIPS_Processor/Sign_Exetend //MIPS_Processor/Branch //MIPS_Processor/write_reg //MIPS_Processor/write_reg //MIPS_Processor/alu_control //MIPS_Processor/alu_op //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/mem_to_reg	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
11)SEQ :	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/Sign_Exetend /MIPS_Processor/Sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/mem_to_reg /MIPS_Processor/reg_write	St1 St0 000000000000000000 000000000000	00000000000000000000000000000000000000
11)SEQ :	// MIPS_Processor/clk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data // MIPS_Processor/sign_Exetend // MIPS_Processor/sign_Exetend // MIPS_Processor/slu_src_mux_out // MIPS_Processor/alu_src_mux_out // MIPS_Processor/write_reg // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_write // MIPS_Processor/reg_write // MIPS_Processor/reg_write	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000
11)SEQ :	// MIPS_Processor/clk // MIPS_Processor/pc_in // MIPS_Processor/pc_out // MIPS_Processor/pc_out // MIPS_Processor/reg_data1 // MIPS_Processor/reg_data2 // MIPS_Processor/reg_data2 // MIPS_Processor/alu_result // MIPS_Processor/mem_data // MIPS_Processor/sign_Exetend // MIPS_Processor/sign_Exetend // MIPS_Processor/slu_src_mux_out // MIPS_Processor/slu_src_mux_out // MIPS_Processor/write_reg // MIPS_Processor/alu_control // MIPS_Processor/alu_op // MIPS_Processor/reg_dst // MIPS_Processor/reg_dst // MIPS_Processor/reg_write // MIPS_Processor/reg_write // MIPS_Processor/reg_write // MIPS_Processor/mem_read // MIPS_Processor/mem_write	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_control /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/mem_to_reg /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/mem_read /MIPS_Processor/mem_write /MIPS_Processor/branch	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend //MIPS_Processor/Sign_Exetend //MIPS_Processor/Branch //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/reg_write //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_write //MIPS_Processor/mem_write //MIPS_Processor/branch //MIPS_Processor/jump	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_control /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/mem_to_reg /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/mem_read /MIPS_Processor/mem_write /MIPS_Processor/branch	St1 St0 0000000000000000 00000000000000 000000	00000000000000000000000000000000000000
11)SEQ:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/write_data //MIPS_Processor/write_data //MIPS_Processor/Sign_Exetend //MIPS_Processor/Sign_Exetend //MIPS_Processor/Branch //MIPS_Processor/alu_control //MIPS_Processor/alu_control //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/reg_dst //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/reg_write //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_to_reg //MIPS_Processor/mem_write //MIPS_Processor/mem_write //MIPS_Processor/branch //MIPS_Processor/jump	St1 St0 0000000000000000 000000000000000	00000000000000000000000000000000000000

12) SNE & 13) SGT (B=3 & A=5)

/ave - Default		
l *	Msgs	
<pre>/MIPS_Processor/clk</pre>	St0	
<pre>/MIPS_Processor/reset</pre>	St0	
/MIPS_Processor/pc_in	000000000000000000000000000000000000000	000000000000000000000000000000000000000
-🦴 /MIPS_Processor/pc_out	0000000000000000000	000000000000000000000000000000000000000
/MIPS_Processor/instruction	00000001001010100	000000010010101001000) 0000000100101010100100000001
-🍫 /MIPS_Processor/reg_data1	0000000000000000000	000000000000000000000000000000000000000
/MIPS_Processor/reg_data2	0000000000000000000	000000000000000000000000000000011
-🔷 /MIPS_Processor/alu_result	111111111111111111111111111111111111111	111111111111111111111111111111111111111
-🍫 /MIPS_Processor/mem_data	xxxxxxxxxxxxxxxxxxxxxx	
/MIPS_Processor/write_data	111111111111111111111111111111111111111	111111111111111111111111111111111111111
/MIPS_Processor/Sign_Exetend	000000000000000000000000000000000000000	00000000000000001000) 000000000000000
/MIPS_Processor/alu_src_mux_out	000000000000000000000000000000000000000	000000000000000000000000000000000000000
/MIPS_Processor/Branch	000000000000000010	000000000000000000000000000000000000000
<pre>// /MIPS_Processor/write_reg</pre>	01000	01000
// /MIPS_Processor/alu_control	1100	1101 (1101
/MIPS_Processor/alu_op	10	10
<pre>/MIPS_Processor/reg_dst</pre>	St1	
/MIPS_Processor/alu_src	St0	
<pre>/MIPS_Processor/mem_to_reg</pre>	St0	
/ MIPS_Processor/reg_write	St1	
/ MIPS_Processor/mem_read	St0	
/ MIPS_Processor/mem_write	St0	
/ MIPS_Processor/branch	St0	
/MIPS_Processor/jump	St0	
/ MIPS_Processor/zero_flag	St0	
. Now	22800 ps	17000 ps 17500 ps 18000 ps

	Wave - Default		
	A.	Mana	1
ļ	<u>≱</u> 4 ▼	Msgs	
	<pre>/MIPS_Processor/dk</pre>	St0	manaman
14)LW:	/MIPS_Processor/reset	St0	
1-7/		0000000000000000000	000000000000000000000000000111000
	→ /MIPS_Processor/pc_out	000000000000000000000000000000000000000	0000000000000000000000000111000
	→ /MIPS_Processor/instruction	00000001001010100	100011010010100000000000000000000000000
	→ /MIPS_Processor/reg_data1	000000000000000000000000000000000000000	000000000000000000000000000000000000000
	 → /MIPS_Processor/reg_data2	000000000000000000000000000000000000000	000000000000000000000000000000000000000
	≖ - <pre>/MIPS_Processor/alu_result</pre>	111111111111111111111111111111111111111	000000000000000000000000000000000000000
	∓ - / /MIPS_Processor/mem_data	xxxxxxxxxxxxxxxxxxxxxxx	000000000000000000000000000000000000000
	∓ - ♦ /MIPS_Processor/write_data	111111111111111111111	000000000000000000000000000000000000000
	Important processor → AMIPS_Processor / Sign_Exetend	000000000000000000000000000000000000000	000000000000000000000000000000000000000
	+-/ /MIPS_Processor/alu_src_mux_out	0000000000000000000	000000000000000000000000000000000000000
	+/ /MIPS_Processor/Branch	000000000000000010	000000000000000000000000000000000000000
	+/MIPS_Processor/write_reg	01000	01000
	+/MIPS_Processor/alu_control	1100	0010
	+- /MIPS_Processor/alu_op	10	00
	/ MIPS_Processor/reg_dst	St1	00
	/MIPS_Processor/alu_src	St0	
	/MIPS_Processor/mem_to_reg	St0	
		St1	
	/MIPS_Processor/reg_write		
	/MIPS_Processor/mem_read	St0	
	/MIPS_Processor/mem_write	St0	
	/MIPS_Processor/branch	St0	
	/MIPS_Processor/jump	St0	
,	/ /MIPS_Processor/zero_flag	St0	
	Wave - Default	<u>'</u>	·
l	Wave - Delault	Meas	
	€ 1 •	Msgs	
	✓ ✓ ✓ /MIPS_Processor/dk	St0	
	/MIPS_Processor/dk //MIPS_Processor/reset	St0 St0	mmmmm
45) 014	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in	St0 St0 0000000000000000000000000000000	000000000000000000000000000000000000000
15) SW:		St0 St0 000000000000000000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/dk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction	St0 St0 00000000000000000000000 000000001001010100	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk //MIPS_Processor/reset // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/instruction // /MIPS_Processor/reg_data1	St0 St0 0000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/dk /MIPS_Processor/reset /	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk //MIPS_Processor/reset //MIPS_Processor/pc_in //MIPS_Processor/pc_out //MIPS_Processor/instruction //MIPS_Processor/reg_data1 //MIPS_Processor/reg_data2 //MIPS_Processor/reg_data2 //MIPS_Processor/alu_result //MIPS_Processor/mem_data	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/Sign_Exetend	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/Sign_Exetend /MIPS_Processor/alu_src_mux_out	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	// /MIPS_Processor/dk // /MIPS_Processor/reset // /MIPS_Processor/pc_in // /MIPS_Processor/pc_out // /MIPS_Processor/pc_out // /MIPS_Processor/reg_data1 // /MIPS_Processor/reg_data2 // /MIPS_Processor/reg_data2 // /MIPS_Processor/alu_result // /MIPS_Processor/mem_data // /MIPS_Processor/write_data // /MIPS_Processor/sign_Exetend // /MIPS_Processor/alu_src_mux_out // /MIPS_Processor/Branch	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/wmm_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/alu_control	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	//MIPS_Processor/clk //MIPS_Processor/reset /	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/alu_src_mux_out /MIPS_Processor/branch /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/alu_src	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/dk /MIPS_Processor/reset /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_control /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/mem_to_reg	St0 St0 00000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/dk /MIPS_Processor/reset /	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/instruction /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/mem_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/alu_src_mux_out /MIPS_Processor/alu_src_mux_out /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/reg_write	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/mem_read /MIPS_Processor/mem_read /MIPS_Processor/mem_write	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/mem_to_reg /MIPS_Processor/mem_to_reg /MIPS_Processor/mem_write /MIPS_Processor/mem_write /MIPS_Processor/branch	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/dk /MIPS_Processor/reset	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/clk /MIPS_Processor/pc_in /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/pc_out /MIPS_Processor/reg_data1 /MIPS_Processor/reg_data2 /MIPS_Processor/reg_data2 /MIPS_Processor/alu_result /MIPS_Processor/write_data /MIPS_Processor/write_data /MIPS_Processor/sign_Exetend /MIPS_Processor/sign_Exetend /MIPS_Processor/Branch /MIPS_Processor/write_reg /MIPS_Processor/write_reg /MIPS_Processor/alu_control /MIPS_Processor/alu_op /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_dst /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/reg_write /MIPS_Processor/mem_to_reg /MIPS_Processor/mem_to_reg /MIPS_Processor/mem_write /MIPS_Processor/mem_write /MIPS_Processor/branch	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000
15) SW:	/MIPS_Processor/dk /MIPS_Processor/reset	St0 St0 000000000000000000000 0000000000	00000000000000000000000000000000000000



TESTBENCH OVERVIEW:

