FIFO_UVM PROJECT

Name	Sarah Abdelatty Ibrahem
Group	2

Verification Plan snippets:

Α	В	С	D	E
Label	Description	Stimulus Generation	Functional Coverage (Later)	Functionality Check
COUNTER_1	Making Top_module, instentiation the DUT, and bind the assertions.	Directed during simulation.	-	A checker in the scoreboard to make sure the output is correct
COUNTER_2	Making Test_uvm_pkg that build the environment, retrive a virtual interfacefrom configration database and build sequences(reset, read only, write only, write read, write read empty).	Directed during simulation.		A checker in the scoreboard to make sure the output is correct
COUNTER_3	Making Sequence Item urun pakage, that contain the data Impuls and outputs from the dut and has some constraints	constraint on reset to be active 5% of time only and deactivated most of the simulation, randomized under constraint on wr_en to be high with distribution of the value WR_EN_ON_DIST and to be low with 100-WR_EN_ON_DIST and on rd_en same write but BD_EN_ON_DIST.		A checker in the scoreboard to make sure the output is correct
COUNTER_4	Making 5 sequances: 1 reset seq to active the reset 2 write seq make wr_en high and deactivate the rd_en 3 read seq make rd_en high and deactivate the rd_en 4 read, write seq make rd_en high and deactivate the wr_en 4 read, write seq make rd_en and wr_en to be randomized 5 read, write, emply seq make wr_en high and deactivate the rd_en till the FIFO full, then make rd_en high and deactivate the wr_en till FIFO empty, finally make rd_en and wr_en high row make rd_en and wr_en high to make high section overage.	RIJ PH (VM LISE) Directed during simulation.		A checker in the scoreboard to make sure the output is correct
COUNTER_5	Making env_uvm_pkg that build and connect scoreboard, coverage and agent	Directed during simulation.	-	A checker in the scoreboard to make sure the output is correct
COUNTER_6	Making driver_uvm_pkg that pulls the next item to sequencer	Directed during simulation.	-	A checker in the scoreboard to make sure the output is correct
COUNTER_7	Making monitor_uvm_pkg that get signals from dut, send it to seq_item, finally it sends to analysis component		-	A checker in the scoreboard to make sure the output is correct
COUNTER_8	Making coverage_uvm_pkg that have covergroups and sample it	Directed during simulation.	Coverpoint for r_en, rd_en and all flags then make cross between wr_en, rd_en and each flag	A checker in the scoreboard to make sure the output is correct
COUNTER_9	Making scoreboard_uvm_pkg that check the data_out and Verifing the error counter and correct counter	Directed during simulation.	- - -	A checker in the scoreboard to make sure the number of error counter is zero and number of correct sounter is correct
COUNTER_10	Making assertion module that 1. there is an assertion for reset to check that the sequential output are less.	Directed during simulation.	-	A checker in the scoreboard to make sure the output is correct

Bug report:

- 1. Reset the sequential outputs signals (overflow, underflow and wr_ack).
- 2. Underflow is sequential output signal so handle it in always block (always block for read).
- 3. Almostfull flag is high when the FIFO has one place not two.
- 4. Unhandled cases for read and write:
 - If a read and write enables were high and the FIFO was empty, only writing will take place and vice verse if the FIFO was full.
- 5. When successful write, overflow should be low.
- 6. When successful read, underflow should be low.

Testbench Flow:

A) FIFO_sequence_item:

- 1. Contains data fields to interact with the DUT (input and output signals).
- 2. Randomizes these signals.
- 3. Contains constraint blocks to ensure the verification plan is met.

B) Sequences:

- 1. There are four types of sequences: Reset, Write-only, Read-only, and Write-Read sequences.
- 2. These sequences form the core stimulus of the verification plan.
- 3. Each sequence is written within a task body.
- **C) FIFO_sequencer**: Generates transaction class objects and sends them to the driver (FIFO_driver) for execution.

D) FIFO_scoreboard:

- 1. Receives sequence items from the monitor.
- 2. Runs input signals through a reference model (implemented as a task or module; here, a task is used) to compare the DUT's output with the expected output and verify FIFO functionality.

E) FIFO_coverage:

- 1. Receives sequence items from the monitor.
- 2. Contains covergroups to ensure the verification plan is covered.
- 3. Samples data fields for functional coverage.

F) FIFO driver:

- 1. Retrieves the next item from the sequencer.
- 2. Drives the sequence item in the run phase task using the virtual interface.
- **G**) **FIFO_monitor**: Captures signal information from the DUT, converts it into sequence items, and sends it to analysis components (Ports and Exports).
- **H) FIFO_env**: Builds and connects the scoreboard (FIFO_scoreboard), coverage collector (FIFO_coverage), agent (FIFO_agent), and analysis components (Ports and Exports).


I) FIFO test:

- 1. Builds the FIFO environment and sequences.
- 2. Retrieves the virtual interface from the configuration database using a configuration object, which holds the settings and parameters for UVM components.
- 3. Sets the configuration object into the configuration database.
- 4. Constructs the environment (FIFO_env).
- 5. Initiates the sequences on the sequencer.

J) FIFO_top module:

- 1. Instantiates the DUT, FIFO_interface, and binds assertions (FIFO_SVA).
- 2. Generates the clock.
- 3. Passes the interface (virtual FIFO_interface) via a shared configuration database.
- 4. Executes the test.

UVM testbench structure:



Assertion Table:

```
Assertion
    Feature
                         always_comb begin
Whenever the rst n
                            if (!FIFO IF.rst n)
   is active, All
                                reset_assertion: assert final ((!FIFO_IF.wr_ack) && (!FIFO_IF.overflow) &&
sequential flags and
                               internal signals
  should be low.
                         end
Whenever the rst n
                           always_comb begin
 is deactivated &
                                if((FIFO IF.rst n) && (FIFO.count == FIFO IF.FIFO DEPTH))
 number of FIFO
                                     full assertion: assert final (FIFO IF.full);
elements equal FIFO
maximum depth, full
                                     full_cover: cover final (FIFO_IF.full);
flag should be high.
                           end
Whenever the rst n
                              always_comb begin
 is deactivated &
                                   if((FIF0_IF.rst_n)&&(FIF0.count == 0))
 number of FIFO
                                       empty_assertion: assert final (FIFO IF.empty);
elements equal zero,
                                       empty cover: cover final (FIFO IF.empty);
empty flag should be
      high.
                              end
Whenever the rst n
                         always_comb begin
 is deactivated &
                              if((FIFO IF.rst n)&&(FIFO.count == FIFO IF.FIFO DEPTH-1))
 number of FIFO
elements equal FIFO
                                   almostfull assertion: assert final (FIFO IF.almostfull);
maximum depth -1,
                                   almostfull_cover: cover final (FIFO IF.almostfull);
  almostfull flag
                         end
  should be high.
Whenever the rst_n
                           always comb begin
 is deactivated &
                                if((FIF0_IF.rst_n)&&(FIF0.count == 1))
 number of FIFO
                                almostempty_assertion: assert final (FIFO_IF.almostempty);
 elements equal 1,
                                almostempty cover: cover final (FIFO IF.almostempty);
 almostempty flag
  should be high.
                           end
Whenever the rst n
is deactivated, Write
                     property p1;
                        @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
 enable is high &
                        (FIFO_IF.wr_en && !FIFO_IF.full) |=> (((FIFO_IF.wr_ack) && (FIFO.wr_ptr == $past(FIFO.wr_ptr)+1)) ||
((!FIFO.wr_ptr) && $past(FIFO.wr_ptr)+1 == 8));
 FIFO is not full,
 wr ack should be
                     endproperty
  high & wr ptr
 should increment.
Whenever the rst n
                             property p2;
is deactivated, Write
                                 @(posedge FIFO IF.clk) disable iff(!FIFO IF.rst n)
  enable is high &
                                  (FIFO_IF.wr_en && FIFO_IF.full) |=> (FIFO_IF.overflow);
   FIFO is full.
                             endproperty
overflow should be
      high.
```

```
Whenever the rst n
is deactivated, Read
                       property p3;
  enable is high &
                             @(posedge FIF0_IF.clk) disable iff(!FIF0_IF.rst_n)
  number of FIFO
                             (FIFO_IF.rd_en && !FIFO_IF.empty) |=> ((FIFO.rd_ptr == $past(FIFO.rd_ptr)+1) |
                                  ((!FIFO.rd_ptr) && $past(FIFO.rd_ptr)+1 == 8));
  elements doesn't
 equal zero, rd ptr
                        endproperty
 should increment.
Whenever the rst n
                              property p4;
is deactivated. Read
                                   @(posedge FIF0_IF.clk) disable iff(!FIF0_IF.rst_n)
  enable is high &
                                   (FIFO_IF.rd_en && FIFO_IF.empty) |=> (FIFO_IF.underflow);
  FIFO is empty,
underflow should be
                              endproperty
       high.
Whenever the rst n
is deactivated, Write
                            @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
(({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b10) && !FIFO_IF.full) |=> (FIFO.count == $past(FIFO.count) + 1);
  enable is high &
  FIFO is not full.
  Write operation
 should take place.
Whenever the rst_n
is deactivated, read
                         property p6;
                             @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
  enable is high &
                             (({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b01) && !FIFO_IF.empty) |=> (FIFO.count == $past(FIFO.count) - 1);
FIFO is not empty,
                         endproperty
  Read operation
 should take place.
Whenever the rst n
is deactivated, Both
  of read & write
                            @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
                            (({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.full) |=> (FIFO.count == $past(FIFO.count) - 1);
 enables are high &
                         endproperty
  FIFO is empty,
  Write operation
 should take place.
Whenever the rst n
is deactivated, Both
                        property p8;
  of read & write
                            @(posedge FIFO_IF.clk) disable iff(!FIFO_IF.rst_n)
                            (({FIFO_IF.wr_en, FIFO_IF.rd_en} == 2'b11) && FIFO_IF.empty) |=> (FIFO.count == $past(FIFO.count) + 1);
 enables are high &
  FIFO is not full,
  Read operation
 should take place.
```

Design code snippets:

```
always @(posedge clk or negedge rst_n) begin

if (lrst_n) begin

rd_ptr <= 0;

// Bug detected: sequential output neaded to be zero when reset asserted

underflow <= 0;

end

else if (rd_en && count != 0) begin

data out <= mem[rd_ptr];

rd_ptr <= rd_ptr + 1;

underflow <= 0;

end

else begin

// Bug detected: sequential output underflow needed to be triggered with clk

if (empty & rd_en)

underflow <= 0;

end

end

always @(posedge clk or negedge rst_n) begin

if (lrst_n) begin

count <= 0;

end

else begin

if ((wr_en, rd_en) == 2'b10) && !full)

count <= count + 1;

else if (({wr_en, rd_en} == 2'b11) && empty)

count <= count + 1;

// Bug detected: uncover case for If rd_en && wr_en high & FIFO empty,writing take place

else if (({wr_en, rd_en} == 2'b11) && empty)

count <= count + 1;

// Bug detected: uncover case for If rd_en && wr_en high & FIFO full,reading take place

else if (({wr_en, rd_en} == 2'b11) && full)

count <= count - 1;

// Bug detected: uncover case for If rd_en && wr_en high & FIFO full,reading take place

else if (({wr_en, rd_en} == 2'b11) && full)

end

end

end

end

end

assign full = (count == FIFO_IF.FIFO_DEPTH)? 1 : 0;

assign almostempty = (count == 10; IF.FIFO_DEPTH=1)? 1 : 0;

assign almostempty = (count == 10; IF.FIFO_DEPTH=1)? 1 : 0;

assign almostempty = (count == 10; IF.FIFO_DEPTH=1)? 1 : 0;

assign almostempty = (count == 10; IF.FIFO_DEPTH=1)? 1 : 0;

assign almostempty = (count == 10; IF.FIFO_DEPTH=1)? 1 : 0;
```

SVA code snippets:

```
property p5;

@(posedge FIFO_IF.clk) disable iff(|FIFO_IF.rst.n)

((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'bi0) & |FIFO_IF.full) |=> (FIFO.count == $past(FIFO.count) + 1);
endproperty
p6;
@(posedge FIFO_IF.clk) disable iff(|FIFO_IF.rst.n)

((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'bi0) & |FIFO_IF.empty) |=> (FIFO.count == $past(FIFO.count) - 1);
endproperty

property p7;
@(posedge FIFO_IF.clk) disable iff(|FIFO_IF.rst.n)

((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'bi1) & FIFO_IF.full) |=> (FIFO.count == $past(FIFO.count) - 1);
endproperty
property p8;
@(posedge FIFO_IF.clk) disable iff(|FIFO_IF.rst.n)

((|FIFO_IF.wr_en, FIFO_IF.rd_en) == 2'bi1) & FIFO_IF.empty) |=> (FIFO.count == $past(FIFO.count) + 1);
endproperty

write_assertion: assert property(p1);
write_cover: cover property(p2);
overflow_sassertion: assert property(p2);
overflow_cover: cover property(p3);
underflow_assertion: assert property(p4);
underflow_assertion: assert property(p4);
underflow_cover: cover property(p4);
write_notfull_assertion: assert property(p6);
read_notempty_cover: cover property(p6);
read_notempty_cover: cover property(p6);
write_read_full_assertion: assert property(p7);
write_read_full_assertion: assert property(p7);
write_read_empty_assertion: assert property(p8);
write_read_empty_assertion: assert property(p8);
write_read_empty_assertion: assert property(p8);
endmodule : FIFO_SVA
```

Interface code snippet:

```
interface FIFO_if (clk);
    // Parameters
    parameter FIFO_WIDTH = 16;
    parameter FIFO_DEPTH = 8;

// Local Parameters
    localparam max_fifo_addr = $clog2(FIFO_DEPTH);

// SIGNALS (inputs & outputs)
    input clk;
    logic [FIFO_WIDTH-1:0] data_in;
    logic rst_n, wr_en, rd_en;
    logic [FIFO_WIDTH-1:0] data_out;
    logic [FIFO_WIDTH-1:0] data_out;
    logic [FIFO_WIDTH-1:0] data_out;
    logic [FIFO_WIDTH-1:0] data_out;
    logic full, empty, almostfull, almostempty;

// Modport for DUT module(Design)
    modport DUT (input data_in, rst_n, wr_en, rd_en, clk,
    output data_out, wr_ack, overflow, underflow, full, empty, almostfull, almostempty);

endinterface
```

Top code snippet:

Shared package code snippet:

```
package FIFO_shared_pkg;
  // signal will assert at the end of the test
  Logic test_finished = 0;

  // Define correct and error counters
  integer correct_count = 0;
  integer error_count = 0;
endpackage
```

Environment code snippet:

```
package FIFO_env_pkg;
     import uvm_pkg::*;
import FIFO_shared_pkg::*;
     import FIFO_coverage_pkg::*;
include "uvm_macros.svh";
           `uvm_component_utils(FIFO_env)
          FIFO_agent agt;
          FIFO scoreboard sb:
          function new(string name = "FIFO_env", uvm_component parent = null);
                super.new(name, parent);
           function void build_phase(uvm_phase phase);
               super.build_phase(phase);
agt = FIFO_agent::type_id::create("agt", this);
cov = FIFO_coverage::type_id::create("cov", this);
sb = FIFO_scoreboard::type_id::create("sb", this);
           endfunction
           function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
                agt.agt_ap.connect(sb.sb_export);
                agt.agt_ap.connect(cov.cov_export);
           endfunction
     endclass : FIFO env
```

Agent code snippet:

```
package FIFO agent _pkg;
import vwm _pkg::*;
import FIFO, shared _pkg::*;
import FIFO _shared _pkg::*;
import FIFO _mysequencer_pkg::*;
import FIFO _mysequence_pkg::*;
import FIFO _mysequence_pkg::*;
import FIFO _mysequence_sqr;
import FIFO _sequence_sqr;
import FIFO _mysequence sqr;
FIFO _mysequencer sqr;
FIFO _monitor _pkg::*;
import FIFO _sequence_sqr;
FIFO _monitor _monitor;
FIFO _config cfg;
wwm_analysis_port #(FIFO_seq_item) agt_ap;
function new(string name = "FIFO_agent", uvm_component parent = null);
    super.new(name, parent);
    endfunction

function void build_phase(uvm_phase phase);
    super.build_phase(phase);

if (luvm_config_dmb(FIFO_config)::get(this, "", "FIFO_CFG", cfg)) begin
    'uvm_fatal("build_phase", "Test - unable get the configration of interface of the fifo");
    end

    driver = FIFO_driver::type_id::create("driver", this);
    sqr = FIFO_mysequencer::type_id::create("monitor", this);
    agt_ap = new("agt_ap", this);

endfunction

function void connect_phase(uvm_phase phase);
    super.connect_phase(phase);
    driver.sq _item_port.connect(sqr.seq_item_export);
    driver.ga _item_port.connect(sqr.seq_item_export);
    driver.FIFO_driver_yif = cfg_FIFO_config_vif;
    monitor.FIFO_yif = cfg_FIFO_config_vif;
    monitor.FIFO_agent_pkg
endclass : FIFO_agent
endpackage : FIFO_agent_pkg
```

Driver code snippet:

```
package FIFO_driver_pkg;
  import FIFO_shared_pkg::*;
  import FIFO_config_pkg::*;
  import FIFO_sequence_item_pkg::*;
  import FIFO_sequence_item_pkg::*;
  import FIFO_sequence_item_pkg::*;
  include "uvm_macros.svh";

class FIFO_driver extends uvm_driver #(FIFO_seq_item);
       'uvm_component_utils(FIFO_driver);
       virtual FIFO_if FIFO_driver);
       virtual FIFO_if FIFO_driver, uvm_component parent = null);
       super.new(name, parent);
       endfunction

task run_phase(uvm_phase phase);
       super.run_phase(phase);
       forever begin

FIFO_sq_item = FIFO_seq_item::type_id::create("FIFO_sqr_item");
       seq_item_port.get_next_item(FIFO_sqr_item);
       seq_item_port.get_next_item(FIFO_sqr_item);
       FIFO_driver_vif.data_in=FIFO_sqr_item.ur_en;
       FIFO_driver_vif.rd.en=FIFO_sqr_item.wr_en;
       FIFO_driver_vif.rd.en=FIFO_sqr_item.rd_en;
       @(negedge FIFO_driver_vif.clk);
       seq_item_port.item_done();
       `uvm_info("run_phase", FIFO_sqr_item.convert2string_stimulus(), UVM_HIGH)
       end
       endclass : FIFO_driver_pkg
```

Monitor code snippet:

```
package FIFO_monitor_pkg;
   import FIFO_sequence_item_pkg::*;
   import FIFO_shared_pkg::*;
   import FIFO_shared_pkg::*;
   import FIFO_shared_pkg::*;
   include "uvm_macros.svh";

class FIFO_monitor extends_uvm_monitor;
   vum_component_utils(FIFO_monitor)

   virtual FIFO_if FIFO_vif;
   FIFO_seq_item rsp_seq_item;
   uvm_analysis_port="(FIFO_seq_item) mon_ap;

   function new(string name = "FIFO_monitor", uvm_component parent = null);
        super.new(name, parent);
   endfunction

function void build_phase(uvm_phase phase);
        super.new(name, parent);
   endfunction

task run_phase(uvm_phase phase);
        super.run_phase(phase);
        forever begin

        rsp_seq_item_set_n= FIFO_seq_item::type_id::create("rsp_seq_item");
        endegedge FIFO vif.clk);
        rsp_seq_item.nst_n= FIFO_vif.data_in;
        rsp_seq_item.nst_n= FIFO_vif.ru_en;
        rsp_seq_item.nst_n= FIFO_vif.ru_en;
        rsp_seq_item.nst_n= FIFO_vif.data_out;
        rsp_seq_item.nst_n= FIFO_vif.ru_en;
        rsp_seq_item.nst_n= FIFO_vif.empty;
        rsp_seq_item.ada_a out = FIFO_vif.full;
        rsp_seq_item.almostfull = FIFO_vif.full;
        rsp_seq_item.almostfull = FIFO_vif.full;
        rsp_seq_item.almostfull = FIFO_vif.empty;
        rsp_seq_item.almostfull = FIFO_vif.empty;
        rsp_seq_item.almostfull = FIFO_vif.underflow;
        rsp_seq_item.underflow = FIFO_vif.underflow;
        rsp_seq_item.underflow = FIFO_vif.underflow;
        rsp_seq_item.underflow = FIFO_vif.underflow;
        rsp_seq_item.make = FIFO_vif.underflow;
        rsp_seq_item.nake = FIFO_vif.uncake;
        mon_ap.write(rsp_seq_item);
        uvm_info("run_phase", rsp_seq_item.convert2string_stimulus(), UVM_HIGH)
        end
        endclass : FIFO_monitor
endpackage : FIFO_monitor
```

Sequencer code snippet:

```
package FIFO_mysequencer_pkg;
  import FIFO_sequence_item_pkg::*;
  import uvm_pkg::*;
  import FIFO_shared_pkg::*;
  import FIFO_shared_pkg::*;
  include "uvm_macros.svh";

class FIFO_mysequencer extends uvm_sequencer #(FIFO_seq_item);
  ivvm_component_utils(FIFO_mysequencer)

function new(string name = "FIFO_mysequencer", uvm_component parent = null);
  super.new(name, parent);
  endfunction
  endclass : FIFO_mysequencer
endpackage : FIFO_mysequencer_pkg
```

Sequence Item code snippet:

```
package CIFO sequence item_pkg;
Import FIFO showed pkg::;
Include "uwm_macros.svh";

class FIFO seq item extends uwm_sequence_item;
uwm_bbject_uttls(FIFO_seq_item)

// Parameters

localparam FIFO_MIDTH = 16;
localparam FIFO_MIDTH = 18;

// Randomize input signals
    rand Logic [FIFO_MIDTH=10] data_in;
    rand Logic [FIFO_MIDTH=10] data_in;
    rand Logic [FIFO_MIDTH=10] data_out;
    L
```

Write Sequence code snippet:

```
package FIFO_write_seq_pkg;
  import FIFO_sequence_item_pkg::*;
  import FIFO_shared_pkg::*;
  import uvm_pkg::*;
  import ivm_pkg::*;
  import ivm.pkg::*
  im
```

Read Sequence code snippet:

Write Read Sequence code snippet:

Write Read Empty Sequence code snippet:

```
package FIFO_write_read_empty_seq_pkg;
     class FIFO_write_read_empty_seq extends uvm_sequence #(FIFO_seq_item);
    `uvm_object_utils(FIFO_write_read_empty_seq)
           FIFO seq_item seq_item;
           function new(string name = "FIFO_write_read_empty_seq");
                 super.new(name);
           task body();
               seq_item = FIFO_seq_item::type_id::create("seq_item");
                 start item(seq_item);
// Write until FIFO is full
for (int i = 0; i < seq_item.FIFO_DEPTH; i++) begin</pre>
                      seq_item.rst_n = 1;
seq_item.wr_en = 1;  // Enable write
seq_item.rd_en = 0;  // Disable read
                       seq_item.randomize(data_in);
                 // Read until FIFO is empty
                 for (int i = 0; i < seq_item.FIFO_DEPTH; i++) begin
    seq_item.rst_n = 1;
    seq_item.wr_en = 0; // Disable write
    seq_item.rd_en = 1; // Enable read
end</pre>
                 seq item.rst n = 1;
                 seq_item.wr_en = 1; // Enable write
seq_item.rd_en = 1; // Enable read simultaneously
           finish_item(seq_item);
endtask : body
     endclass : FIFO_write_read_empty_seq
endpackage : FIFO_write_read_empty_seq_pkg
```

Reset Sequence code snippet:

```
package FIFO_reset_seq_pkg;
   import FIFO_sequence_item_pkg::*;
   import uvm_pkg::*;
   import uvm_pkg:
```

Scoreboard code snippet:

```
function void reference_model(input FIFO_seq_item F_txn);
    if (iF_txn.est_n) begin
        fifo_ref <= ();
        fifo_count == 0;
    end
    else begin
        if (F_txn.wr_en && fifo_count < F_txn.FIFO_DEPTH) begin
        if (F_txn.wr_en && fifo_ref.size();
        end
        end
        if (F_txn.rd en && fifo_ref.size();
        end
        if (F_txn.rd en && fifo_ref.size();
        end
        end
        endruction
    function void report_phase(uvm_phase phase);
        super.report_phase(upm_phase);
        'uvm_info("report_phase", *Seformatf("total successful transaction %0d", correct_count), UVM_MEDIUM);
        "und_info("report_phase", *Seformatf("total errors_transaction %0d", error_count), UVM_MEDIUM);
        endfunction
    endclass : FIFO_scoreboard
endpackage : FIFO_scoreboard_pkg</pre>
```

Coverage code snippet:

```
package FIFO coverage pkg;
inport FIFO shored pkg:*;
inport FIFO shored pkg:*;
inport FIFO shored pkg:*;
inport FIFO shored pkg:*;
include "uum macros.swh";
inport FIFO.sequence_item_pkg::*;

class FIFO_coverage extends uum_component;
uum_component utils(FIFO_seq.item) cov_export;
uum_tim_analysis_export **(FIFO_seq.item) cov_export;
uum_tim_analysis_fifo **(FIFO_seq.item) cov_fifo;
FIFO_seq_item seq_item_cov;

// Coverpoup
covergroup fifo_cvr;
// Cover points
full_cp: coverpoint seq_item_cov.empty;
un_en_cp: coverpoint seq_item_cov.un_en;
rd_en_cp: coverpoint seq_item_cov.un_ex;
underflow_cp: coverpoint seq_item_cov.un_ex;
overflow_cp: coverpoint seq_item_cov.un_ex;
underflow_cp: coverpoint seq_item_cov.almostfull;
almostempty_cp: coverpoint seq_item_cov.almostempty;

// Crosses
cross un_en_cp, d_en_cp, full_cp(
    ignore_bins wirite_Readi_Full = binsof(um_en_cp) intersect(1) && binsof(rd_en_cp) intersect(1)
    && binsof(full_cp) intersect(1);

ignore_bins wirite_Readi_Overflow = binsof(um_en_cp) intersect(0) && binsof(rd_en_cp) intersect(1)

&& binsof(overflow_cp) intersect(1);

ignore_bins wirite_Readi_Overflow = binsof(um_en_cp) intersect(1) && binsof(rd_en_cp) intersect(2)

&& binsof(underflow_cp) intersect(1);

ignore_bins wirite_Readi_Underflow = binsof(um_en_cp) intersect(1) && binsof(rd_en_cp) intersect(2)

&& binsof(underflow_cp) intersect(1);

ignore_bins wirite_Readi_Underflow = binsof(um_en_cp) intersect(1) && binsof(rd_en_cp) intersect(2);

ignore_bins wirite_Readi_Underflow = binsof(um_en_cp) intersect(1) && binsof(rd_en_cp) intersect(2);

ignore_bins wirite_Readi_Underflow = binsof(um_en_cp) intersect(1) && binsof(rd_en_cp) intersect(2);

ignore_bins_wirite_Readi_Underflow = binsof(
```

Test code snippet:

```
package FHO test pkg;
inport FHO shared pkg:*;
inport FHO shared pkg:*;
inport FHO one pkg:*;
inport FHO
```

```
// write sequence
    `uvm_info("run_phase", "write asserted", UVM_LOW)
write_seq.start(FIFO_env_comp.agt.sqr);
    `uvm_info("run_phase", "write deasserted", UVM_LOW)

// read sequence
    `uvm_info("run_phase", "read asserted", UVM_LOW)
    read_seq.start(FIFO_env_comp.agt.sqr);
    `uvm_info("run_phase", "read Deasserted", UVM_LOW)

// write read empty sequance
    `uvm_info("run_phase", "write read empty asserted", UVM_LOW)

wr_nd_empty.start(FIFO_env_comp.agt.sqr);
    `uvm_info("run_phase", "write read empty asserted", UVM_LOW)

// write read sequence
    `uvm_info("run_phase", "write read asserted", UVM_LOW)
write_read_seq.start(FIFO_env_comp.agt.sqr);
    `uvm_info("run_phase", "write read deasserted", UVM_LOW)
phase.drop_objection(this);

test_finished = 1;
endtask : run_phase
endclass : FIFO_test
endpackage
```

Configuration object code snippet:

```
package FIFO_config_pkg;
  import uvm_pkg::*;
  include "uvm_macros.svh";

class FIFO_config extends uvm_object;
  iuvm_object_utils(FIFO_config);
  virtual FIFO_if FIFO_config_vif;

  function new(string name = "FIFO_config");
    super.new(name);
  endfunction

endclass : FIFO_config
endpackage
```

DO File:


```
vlib work
vlog -f FIFO.list +cover -covercells
vsim -voptargs=+acc work.FIFO_top -cover -sv_seed -l sim.FIFO_log
add wave /FIFO_top/FIFO_IF/*
coverage save FIFO.ucdb -onexit
run -all
vcover report FIFO.ucdb -details -annotate -all -output coverage_FIFO_rpt.txt
```

ALSU list of files:

```
FIFO.sv
FIFO_SVA.sv
FIFO_If.sv
FIFO_if.sv
FIFO_config_pkg.sv
FIFO_config_pkg.sv
FIFO_sequence_item_pkg.sv
FIFO_mysequencer_pkg.sv
FIFO_read_seq_pkg.sv
FIFO_read_seq_pkg.sv
FIFO_write_read_empty_seq_pkg.sv
FIFO_write_read_seq_pkg.sv
FIFO_driver_pkg.sv
FIFO_monitor_pkg.sv
FIFO_agent_pkg.sv
FIFO_scoreboard_pkg.sv
FIFO_coverage_pkg.sv
FIFO_coverage_pkg.sv
FIFO_coverage_pkg.sv
FIFO_test_pkg.sv
FIFO_test_pkg.sv
FIFO_top.sv
```

Waveform snippets:


a) Reset seq:




b) Write seq:




c) Read seq:



d) Write_Read seq:



e) Write_Read_Empty seq:



```
* UMM_INTO FIFO_test_pky_sv(4s) & 0: uvm_test_top_Trum_phase| Reset asserted

* UMM_INTO FIFO_test_pky_sv(5s) & 4: uvm_test_top_Trum_phase| Reset deasserted

* UMM_INTO FIFO_test_pky_sv(5s) & 4: uvm_test_top_Trum_phase| Reset deasserted

* UMM_INTO FIFO_test_pky_sv(5s) & 4: 0004: uvm_test_top_Trum_phase| vrite deasserted

* UMM_INTO FIFO_test_pky_sv(5s) & 4: 0004: uvm_test_top_Trum_phase| vrite deasserted

* UMM_INTO FIFO_test_pky_sv(5s) & 4: 0004: uvm_test_top_Trum_phase| vrite deasserted

* UMM_INTO FIFO_test_pky_sv(5s) & 4: 0004: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(6s) & 8: 00008: uvm_test_top_Trum_phase| vrite read empty asserted

* UMM_INTO FIFO_test_pky_sv(6s) & 8: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00008: uvm_test_top_Trum_phase| vrite read deasserted

* UMM_INTO FIFO_test_pky_sv(7s) & 1: 00012: uvm_test_top_FIFO_env_comp.sb [report_phase| total successful transaction 30003

* UMM_INTO FIFO_scoreboard_pky_sv(7s) & 1: 00012: uvm_test_top_FIFO_env_comp.sb [report_phase| total successful transaction 30003

* --- UVM Report Summary ---

* *** Report counts by severity

* UMM_INTO : 18

* UMM_INTO : 18

* UMM_INTO : 18

* UMM_INTO : 18
```

Code coverage report text file:

a) Branch coverage:

Branch Cover		12.71	Hits	2.5	2
Enabled (Bins	Hits	Misses	Coverage
Branches		10	10	0	100.00%
		====Branch De	tails====		***************************************
Branch Cover	age for instanc	e /FIFO_top/DU	IT/SVA		
Line	Item		Count	Source	•
F41- F4F0 (
File FIFO_		IF B	anch		
4		Tr. Di	9765		coming in to IF
4	1		961		if (FIFO_IF.rst_n)
			8804	433 5-	alse Count
Branch total	s: 2 hits of 2	hranches = 100		All Fa	ise count
or unen cocua.		or directed - 10	1000		
		IF Br			
12				Count	coming in to IF
12	1		823		<pre>if((FIF0_IF.rst_n)&&(FIF0.count == FIF0_IF.FIF0_DEPTH))</pre>
			5611	All Fa	alse Count
Branch total:	s: 2 hits of 2	branches = 100	.00%		
		IF B	anch		
18			6434	Count	coming in to IF
18	1		577		if((FIFO_IF.rst_n)&&(FIFO.count == 0))
			5857	All Fa	alse Count
Branch total:	s: 2 hits of 2	branches = 100	.00%		
		IF B	anch		
24			6434	Count	coming in to IF
24	1		1056		if((FIFO_IF.rst_n)&&(FIFO.count == FIFO_IF.FIFO_DEPTH-1)
			5378	All Fa	alse Count
Branch total:	s: 2 hits of 2	branches = 100			
		IF B			
30			6434	Count	coming in to IF
30	1		641		if((FIF0_IF.rst_n)&&(FIF0.count == 1))
			5793	All Fa	alse Count

b) Toggle coverage:

Enabled Coverage	E	Bins	Hits	Misses	Coverage	2	
Toggles		86	86	0	100.00	K	
	То	ggle Det	ails====				===
oggle Coverage for	instance /FIFO_	_top/FIF	O_IF				
			Node	1H-	>0L	0L->1H	"Coverage
		alm	ostempty		1	1	100.0
			mostfull		1	1	100.0
			clk		1	1	100.0
		data	in[15-0]		1	1	100.0
		data o	ut[15-0]		1	1	100.0
		_	empty		1	1	100.0
			full		1	1	100.0
			overflow		1	1	100.0
			rd_en		1	1	100.0
			rst_n		1	1	100.0
		u	nderflow		1	1	100.0
			wr_ack		1	1	100.0
			wr_en		1	1	100.0
otal Node Count	= 43						
oggled Node Count	= 43						
ntoggled Node Count							
neoggica noue count							

c) Condition coverage:

```
Condition Coverage:
Enabled Coverage
                                                                                       -----Condition Details-----
Condition Coverage for instance /FIFO_top/DUT/SVA --
Input Term Covered Reason for no coverage Hint

FIFO_IF.rst_n Y

(FIFO.count == 8) Y
    Line 18 Item 1 (FIFO_IF.rst_n && (FIFO.count == 0))
Condition totals: 2 of 2 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint

FIF0_IF.rst_n Y

(FIF0_count == 0) Y
    Input Term Covered Reason for no coverage Hint

FIFO_IF.rst.n Y

(FIFO.count == (8 - 1)) Y
    Rows: Hits FEC Target Non-masking condition(s)

Row 1: 1 FIF0_IF_rst_n_0 (FIF0_COUNT == (8 - 1))

Row 2: 1 FIF0_IF_rst_n_1 (FIF0_COUNT == (8 - 1))

Row 3: 1 (FIF0_COUNT == (8 - 1))_0 FIF0_IF_rst_n^1

Row 4: 1 (FIF0_COUNT == (8 - 1))_1 FIF0_IF_rst_n^1
Line 30 Item 1 (FIFO_IF.rst_n && (FIFO.count == 1))
Condition totals: 2 of 2 input terms covered = 100.00%
    Input Term Covered Reason for no coverage Hint

FIFO_IF.rst_n Y

(FIFO.count == 1) Y
| Rows: Hits FEC Target | Non-masking condition(s) | Row 1: 1 | FIF0_IF.rst_n_0 | - | (FIF0.count == 1) | Row 2: 1 | FIF0_IF.rst_n_1 | (FIF0.count == 1) | Row 3: 1 | (FIF0.count == 1)_0 | FIF0_IF.rst_n | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | FIF0_IF.rst_n | | Row 4: 1 | (FIF0.count == 1)_1 | Row 4: 1 | (FIF0.count =
```

d) Statement coverage:

```
| State | Stat
```

Functional coverage:

Covergroup Coverages: Covergroups 1 na Coverpoints/Crosses 16 ne Covergroup Bins 61 61	na 1 na 0 1	00.00% na 00.00%	
Covergroup Bins 61 61 Covergroup	e 1		ins status
TYPE /FIPO_coverage_pkg/FIPO_coverage/fiFo_cvr covered/total bins: missing/total bins: X utr	100.00% 61 0 100.00%	100 61 61 100	- Covered
Coverpoint full_cp covered/total bins: missing/total bins: % wit:	100.00% 2 0 100.00%	100 61 61 100 100 2 2 100 1 1 100 2 2 100 1 1 100 1 100 1 100 1 1 1 1	Covered
bin suto[0] bin suto[1] Coverpoint empty_cp covered/total bins: missing/total bins:	100.00% 17564 12439 100.00%	1 1 100 2	- Covered - Covered - Covered
X mit: bim auto[e] bim auto[i] Coverpoint wr_em_cp	100.00% 19173 10130 100.00%	100 1 1 1	- Covered - Covered - covered
covered/total bins: missing/total bins: % wit: bin auto[e]	2 8 100,00% 12950 17053	2 2 100 1	- Covered
Dim swto[1] Coverpoint rd_em_cp covered/total bins: missing/total bins: % wit:	100.00% 2 0 100.00%	1 100 2 2 2	- Covered - Covered
bin auto[0] bin auto[1] Coverpoint w_ack_cp covered/total bins:	17026 12977 180.86% 2	1 1 188 2	- Covered - Covered - Covered
Covergroup Touristic Sales Touristic S	100.00% 24934 5069 100.00%	100 1 1 1	- Covered - Covered - Covered
<pre>covered/total bins: missing/total bins: % wit: bin auto[e] bin auto[1]</pre>	2 0 100.00% 18391 11412	2 100 1	- Covered - Covered
Coverpoint underflow_cp covered/total bins: missing/total bins: % wit: bin auto[0]	100.00% 2 0 100.00%	1 100 2 2 2 100 1	Covered
bin outo[1] Coverpoint almostfull_cp covered/total bins: missing/total bins:	19785 18218 188.86% 2 2	100	Covered Covered Covered
him auto[#] bin auto[#] coverpoint almostempty_cp covered/total bins:	2 9 100.00% 28254 1749 100.00%	2 2 100 1 1 1 100 2	- Covered - Covered - covered
missing/total bins: % mit: bin auto[e] bin auto[1] Coss arcoss @m	0 180.00% 28957 1046 100.00%	2 100 1 1	- covered covered Covered
covered/total bins: missing/total bins: % wit: Auto, Default and user Defined Bins:	6 0 100.00%	100	
covered/restal bins: statisty/restal bins: statisty/restal bins: bin stol(s) bin stol(s) covered/restal bins: statisty/restal bins:	10888 11952 3084 487 1583	1 1 1 1 1	Covered Covered Covered Covered Covered Covered
ignore_bin_writed_Headi_Full ignore_bin_writed_Headi_Full Cross ecross_le covered/Stall bins: missing/total bins:	0 0 00% 6 0 00%	100 6 6 100	ZERO ZERO Covered
mission/retal bios: main_netil and user Defined Bins: Bin cando()_mend()_mend()) Bin cando()_mend()_mend()) Bin cando()_mend()_mend()) Bin cando()_mend()_mend() Bin cando()_mend()_mend() Bin cando()_mend()_mend() Bin cando()_mend()_mend() Bin cando()_mend()_mend() Bin cando()_mend()_mend()_mend() Bin cando()_mend()_mend()_mend() Bin cando()_mend()_mend()_mend() Cons secretain Cons	483 11129 1614 3827	1 1 1 1	- Covered - Covered - Covered - Covered - Covered - Covered - Covered - Covered
bin <auto[e],auto[i],auto[e]> bin <auto[e],auto[e],auto[e]> Illegal and Ignore Bins: ignore bins intele_Reade_Overflow ignore bins Writee_Reade_Overflow</auto[e],auto[e],auto[e]></auto[e],auto[i],auto[e]>	10550 2070	1	
Cross #Cross_2# covered/total bins: missing/total bins: % sit:	190.00% 5 0 100.00%	100 5 5 100	ZERO Covered
mission/retal bins: Auto, feeful and use Defined Bins: Bin cando(p.mod()_mod()) Bin cando(p.mod()_mod()) Bin cando(p.mod()_mod()) Bin cando(p.mod()_mod()) Bin cando(p.mod()) Bin c	19852 1931 828 14956	1 1 1 1	- Covered - Covered - Covered - Covered - Covered - Covered
<pre>bin <muto[e],auto[e],auto[e]> illegal and ignore Bins: ignore_bin Writel,Readi_Underflow ignore_bin writee_Reade_Underflow</muto[e],auto[e],auto[e]></pre>	2070 166 0	1	- Covered - Occurred - IEBO - IEBO - Covered - Covered
Cross agnore_in milei_mease_unserviou Cross agnore_in milei_mease_unserviou covered/total bins: missing/total bins: % wit:	100.00% 6 0 100.00%	100 6 6 100	- Covered
mission/retal bins: mather formula and user Defined Bins: bin control[]_model	1587 3562 598 11394 18888	1 1 1 1	Covered Covered Covered Covered Covered Covered
<pre>bin <auto[e],auto[e],auto[e]> Ilegal and Ignore Bins: ignore_bin write0_Read0_wreck ignore_bin write0_Read1_wrack</auto[e],auto[e],auto[e]></pre>	2070 0 0 100.00%	1	- Covered - Covered - IERO - IERO - Covered
cross ecross_de covered/total bins: missing/total bins: % wit: hinto Default and User Defined Bins:	100.00L 6 0 100.00L	100 6 6 100	- Covered
<pre>bin <auto[0],euto[1];auto[1]> bin <auto[0],auto[0],auto[1]> bin <auto[1],auto[1],auto[0]> bin <auto[1],auto[0],auto[0]></auto[1],auto[0],auto[0]></auto[1],auto[1],auto[0]></auto[0],auto[0],auto[1]></auto[0],euto[1];auto[1]></pre>	10191 267 1998 14691 689	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	- Covered - Covered - Covered - Covered - Covered - Covered
missing/metal bino: % off metal and user Defined Bins: Authoritism and user Defined Bins: Bin candro(p,moto(p,moto(p), Bin candro(p,moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p),moto(p),moto(p), Bin candro(p,moto(p),moto(p),moto(p),moto(p),moto(p),moto(p), Bin candro(p,moto(p),m	1883 265 187 188.08%	1	- Occurred - Occurred - Occurred - Covered
cross ecross_se covered/total bins: missing/total bins: % Hit: auto, Detault and User Detined Sins:	100.00%	100 6 6 100	- Coveres
maniferrate most of celline Ents; Acts, Detail and user celline Ents; Bis sand()[],wol()],wol()], Bis sand()[],wol()],wol()], Bis sand()[],wol()],wol()], Bis sand()[],wol()],wol()], Bis sand()[],wol()],wol()], Bis sand()[],wol()[],wol()[],wol()[], Bis sand()[],wol()[],wol()[],wol()[], Bis sand()[],wol()[],wol()[],wol()[], Bis sand()[],wol()[],wol()[],wol()[],wol()[], Bis sand()[],wol()[]	78 1728 10002 397 1459 1868	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Covered Covered Covered Covered Covered Covered Covered
Illegal and ignore Bins: ignore_bin Writel_Reade_Almostempt ignore_bin writel_Readi_Almostempty Cross wcrossEe	202 369 100.00%	100	- Occurred - Occurred - Occurred - Covered
missing/total bins: % mit: Auto, Default and User Defined Bins: bin (auto[1],auto[1],auto[1]>	180.00% 828	8 100	1
missing/tetal bins; sut: sut	283 378 356 1277 18677 14586 1714	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	Covered
□- IFIFO coverage p		100.00%	100 100.00
TYPE fifo_cvr CVP fifo_c CVP fifo_c		100.00% 100.00% 100.00%	100 100.00 100 100.00
CVP fifo_c CVP fifo_c		100.00%	100 100.00
<u>→</u> <u> </u>		100.00%	100 100.00
CVP fifo_c		100.00%	100 100.00
CVP fifo_c CVP fifo_c		100.00% 100.00%	100 100.00
CROSS fifo		100.00% 100.00%	100 100.00
<u>□</u> - CROSS fifo		100.00%	100 100.00
CROSS fifo		100.00% 100.00%	100 100.00
CROSS fifo		100.00% 100.00%	100 100.00

Assertions coverage:

Assertion Coverage	2:				
Assertions		13	13	0	100.00%
Name	File(Line)			Failure	Pass
				Count	Count
/FIFO top/DUT/SVA/	(nosot assenti				
/F1F0_top/D01/3VA/	FIFO SVA.s			0	1
/FIFO top/DUT/SVA/				•	-
/·	FIFO SVA.s			0	1
/FIFO_top/DUT/SVA/					
	FIFO_SVA.s			0	1
/FIFO_top/DUT/SVA/	almostfull_as	sertion			
	FIFO_SVA.s			0	1
/FIFO_top/DUT/SVA/					
	FIFO_SVA.s			0	1
/FIFO_top/DUT/SVA/					
(EXEC.) (BUT (BUT	FIFO_SVA.s			0	1
/FIFO_top/DUT/SVA/	over+10w_asse FIFO SVA.s			0	
/FIFO top/DUT/SVA/				0	1
/ F1F0_top/ D01/ 3VA/	FIFO SVA.s			0	1
/FIFO top/DUT/SVA/				O	-
/1110_cop/bo1/54A/	FIFO SVA.s			0	1
/FIFO top/DUT/SVA/				_	_
	FIFO SVA.s			0	1
/FIFO_top/DUT/SVA/	read_notempty	_àssértion			
	FIFO_SVA.s	v(93)		0	1
/FIFO_top/DUT/SVA/			on		
	FIFO_SVA.s			0	1
/FIFO_top/DUT/SVA/			ion		
	FIFO_SVA.s	v(99)		0	1
Branch Coverage:		_		_	
Enabled Covera	ige	Bins	Hits	Misses	Coverage
Branches		10	10	0	100.00%

▼ Name	△ Assertion Type	Language	Enable	Failure Count	Pass Count	Active Count	Mamaru	Peak Memory Peak Men
* Indine	Assertion Type	Language	criable	railure Courit	Pass Count	Active Count	иетогу	reak Melliory reak Mell
/FIFO_top/DUT/SVA/almostempty_assertion	Immediate	SVA	on	0	1	-	-	-
/FIFO_top/DUT/SVA/almostfull_assertion	Immediate	SVA	on	0	1	-	-	-
▲ /FIFO_top/DUT/SVA/empty_assertion	Immediate	SVA	on	0	1	-	-	-
▲ /FIFO_top/DUT/SVA/full_assertion	Immediate	SVA	on	0	1	-	-	-
→ /FIFO_top/DUT/SVA/overflow_assertion	Concurrent	SVA	on	0	1	-	0B	0B
→ /FIFO_top/DUT/SVA/read_assertion	Concurrent	SVA	on	0	1	-	0B	0B
<u>→</u> /FIFO_top/DUT/SVA/read_notempty_assertion	Concurrent	SVA	on	0	1	-	0B	0B
▲ /FIFO_top/DUT/SVA/reset_assertion	Immediate	SVA	on	0	1	-	-	-
→ /FIFO_top/DUT/SVA/underflow_assertion	Concurrent	SVA	on	0	1	-	0B	0B
→ /FIFO_top/DUT/SVA/write_assertion	Concurrent	SVA	on	0	1	-	0B	0B
<u>→</u> /FIFO_top/DUT/SVA/write_notfull_assertion	Concurrent	SVA	on	0	1	-	0B	0B
<u>→</u> /FIFO_top/DUT/SVA/write_read_empty_assertion	Concurrent	SVA	on	0	1	-	0B	0B
<u>→</u> /FIFO_top/DUT/SVA/write_read_full_assertion	Concurrent	SVA	on	0	1	-	0B	0B

Directive coverage:

Directive Coverage: Directives		13		13	6	9 :	100.00%			
DIRECTIVE COVERAGE:										
Name				esign De nit Ur	esign l nitType	ang	File(Line)	Hits	Status	
/FIFO top/DUT/SVA/reset	cover		FT	TFO SVA	Verilog	SV	A FIFO SVA.sv	7) 9	80 Covered	
/FIFO top/DUT/SVA/full				_	Verilog		_		23 Covered	
				_	_					
/FIFO_top/DUT/SVA/empty	_				Verilog		_			
/FIFO_top/DUT/SVA/almos					Verilog	SV				
/FIFO_top/DUT/SVA/almos		over			Verilog	SV	_		41 Covered	
/FIFO_top/DUT/SVA/write	e_cover		F1	[FO_SVA	Verilog	SV	A FIFO_SVA.sv	(79) 48	00 Covered	
/FIFO top/DUT/SVA/over-	flow cover	•	FI	IFO SVA	Verilog	SV	A FIFO SVA.sv	(82) 11	519 Covered	
/FIFO top/DUT/SVA/read			FI	IFO SVA	Verilog	SV	FIFO SVA.sv	85) 24	71 Covered	
/FIFO top/DUT/SVA/under		ar.			Verilog	SVA	_			
/FIFO top/DUT/SVA/write					Verilog		_			
				_			_			
/FIFO_top/DUT/SVA/read_					Verilog	SVA	-		47 Covered	
/FIFO_top/DUT/SVA/write				_	Verilog	SV			56 Covered	
/FIFO_top/DUT/SVA/write	e_read_emp	oty_cov	er Fl	IFO_SVA	Verilog	SV	A FIFO_SVA.sv	(100) 1	.57 Covered	
Statement Coverage:										
Enabled Coverage		Bins		Hits	Misses	s Co	overage			
Statements		5		5	6	9 :	100.00%			
/FIFO_top/DUT/SVA/almostempty_cover	SVA 🗸	Off	641	1 Uni	l 1	100%		0	0	0
/FIFO_top/DUT/SVA/almostfull_cover	SVA 🗸	Off	1056	1 Uni		100%		0	0	0
/FIFO_top/DUT/SVA/empty_cover	SVA 🗸	Off	1062	1 Uni		100%	─ ✓	0	0	0
/FIFO_top/DUT/SVA/full_cover	SVA 🗸	Off	823	1 Uni		100%		0	0	0
/FIFO_top/DUT/SVA/overflow_cover	SVA V	Off	11518	1 Uni		100%		0	0	0
/FIFO_top/DUT/SVA/read_cover /FIFO_top/DUT/SVA/read_notempty_cover	SVA SVA	Off	2471 747	1 Uni		100%		0	0	0:
/FIFO_top/DUT/SVA/reset_cover	SVA V	Off	980	1 Uni		100%	- Y	0	0	0
/FIFO_top/DUT/SVA/underflow_cover	SVA 🗸	Off	10207	1 Uni		100%		0	0	0
/FIFO_top/DUT/SVA/write_cover	SVA 🗸	Off	4801	1 Uni		100%		0	0	0
/FIFO_top/DUT/SVA/write_notfull_cover	SVA 🗸	Off	3376	1 Uni		100%	1	0	0	0
/FIFO_top/DUT/SVA/write_read_empty_cover	SVA 🗸	Off	157	1 Uni		100%	√	0	0	0
/FIFO_top/DUT/SVA/write_read_full_cover	SVA 🗸	Off	456	1 Uni	1	100%	_	0	0	0 r