
FINAL PROJECT SPI SLAVE Interface

By: Sarah Abdelatty Ibrahem

Under Supervision of Eng. Kareem Waseem



Single Port Async. RAM

The single port asynchronous RAM module implements a memory block with a single data port.

It has the following parameters:

- MEM_DEPTH (default: 256): Depth of the memory.
- ADDR_SIZE (default: 8): Size of the memory address.

Ports:

Name	Туре	Size	Description
clk	Input	1 bit	Clock signal
rst_n	Input	1 bit	Active low reset signal
din	Input	10 bit	Data input
rx_valid	Input	1 bit	If HIGH, accepts din[7:0] to save the write/read address internally or writes a memory word depending on the most significant 2 bits din[9:8]
dout	Output	8 bit	Data output
tx_valid	Output	1 bit	Whenever the command is a memory read, tx_valid should be HIGH

The most significant bits of din (din[9:8]) determine the operation to be performed:


Port	din[9:8]	Command	Description
din	00	Write	Holds din[7:0] internally as a write address
din	01	Write	Writes din[7:0] to the memory with the write address held previously
din	10	Read	Holds din[7:0] internally as a read address
din	11	Read	Reads the memory with the read address held previously. tx_valid should be HIGH, and dout holds the word read from the memory. din[7:0] is ignored

RTL Code Snippet:

```
module SYN_RAM (din, clk, rst_n, rx_valid, dout, tx_valid);
parameter MEM_DEPTH = 256;
parameter ADDR_SIZE = 8;
// Define input ports
input [9:0] din;
input clk, rst_n, rx_valid;
output reg [7:0] dout;
output reg tx_valid;
// Define Memory with width size = 8
reg [7:0] mem [MEM_DEPTH-1:0];
// Define adresses
reg [7:0] write_addr, read_addr;
reg [7:0] data;
always @(posedge clk) begin
    if (~rst_n) begin
        dout <= 0;
         tx valid <= 0;
        write_addr <= 0;
         read addr <= 0;
    else begin
        case (din[9:8])
             2'b00: begin
                  tx_valid <= 0;</pre>
                  if (rx_valid)
                      write_addr <= din[7:0];
             2'b01: begin
                  tx_valid <= 0;
                  if (rx_valid)
  mem[write_addr] <= din[7:0];</pre>
             2'b10: begin
                  tx_valid <= 0;</pre>
                  if (rx_valid)
                      read_addr <= din[7:0];</pre>
              2'b11: begin
                  dout <= mem[read_addr];</pre>
                  tx_valid <= 1;
```

Elaboration:

Schematic:




Messages Tab:

```
    Vivado Commands (4 infos)
    ✓ □ General Messages (4 infos)
    ○ [ProjectBasage 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.
    Current project path is 'Cs/Barahfloigital_Course_digital_course_modelsim/final project/RAM/Final_project_RAM/*
    ○ [IP_Flow 19-234] Refreshing IP repositories specified
    ○ [IP_Flow 19-2313] Loaded Vivado IP repositories specified
    ○ [IP_Flow 19-2313] Loaded Vivado IP repository 'Gs/wado/3/vivado/Vivado/2018.2/data/ip'.


    ○ Elaborated Design (2 infos)
    ○ General Messages (2 infos)
    ○ [Project 1-570] Preparing netlist for logic optimization
    ○ [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
```


Synthesis:

Messages Tab:



Schematic:






Timing Report Summary:

There are no user specified timing constraints.

	Hold		Pulse Width	
Vorst Negative Slack (WNS): inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	N
otal Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	Ν
umber of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	Ν
otal Number of Endpoints: 88	Total Number of Endpoints:	88	Total Number of Endpoints:	١

Utilization Report:

Resource	Utilization	Available	Utilization %
LUT	6	20800	0.03
FF	17	41600	0.04
BRAM	0.50	50	1.00
Ю	22	106	20.75



Testbench Code Snippet:

```
module SYN_RAM_tb ();
parameter MEM_DEPTH = 256;
parameter ADDR_SIZE = 8;
reg [9:0] din_tb;
reg clk tb, rst n_tb, rx_valid_tb;
wire [7:0] dout_dut;
wire tx_valid_dut;
SYN_RAM_DUT(
.din(din_tb), .clk(clk_tb),
.rst_n(rst_n_tb), .rx_valid(rx_valid_tb),
.dout(dout_dut), .tx_valid(tx_valid_dut)
        clk_tb = 1;
                  #1 clk_tb = ~clk_tb;
initial begin
   // Initialize all comntrol signals
         din_tb = 0;
rst_n_tb = 1;
          rx_valid_tb = 0;
          for (i=0; i<256; i=i+1)
DUT.mem[i] = 0;
         rst_n_tb = 0;
@(negedge clk_tb);
         // welcase reset and activate write (First wild


rst_ntb = 1;

rx_valid_tb = 1;

din_tb[9:8] = 2'b00;


din_tb[7:0] = 8'd181; // addres of write = 181
         din_tb[7:0] = 8 dis3; // addres of write = @(negedge clk_tb); // Activate write (then write data) din_tb[9:8] = 2'b01; din_tb[7:0] = 8'd230; // data input = 230
          @(negedge clk_tb);
         // Activate read (first read address)
din_tb[9:8] = 2'b10;
din_tb[7:0] = 8'd233; // addrees that i want to read = 233
@(negedge clk_tb);
// Activate read (first read address)
din_tb[9:8] = 2'b11; // read zero
@(negedge clk_tb);
```

Simulation Waveform Snippet:



SPI SLAVE

SPI SLAVE State Transition Diagram




Introduction to SPI SLAVE Module:

The SPI slave module effectively manages data transfer between a master and a slave device. It uses state machines to control the flow of operations, ensuring proper read and write transactions based on the SPI protocol. The counters and flags aid in converting data formats and ensuring synchronization between the master and slave devices.

RTL Code Snippets:

Elaboration:

Schematic:



Messages Tab:

- ∨ 🚞 Vivado Commands (4 infos)
- ∨
 ☐ General Messages (4 infos)
 - (ProjectBase 1-489] The host OS only allows 260 characters in a normal path. The project is stored in a path with more than 80 characters. If you experience issues with IP, Block Designs, or files not being found, please consider moving the project to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter.


 Current project path is 'G:/Sarah/Digital_Course/digital_course_modelsim/final project/SPI/Final_project_SPI
 - (IP_Flow 19-234] Refreshing IP repositories
 - 10 [IP_Flow 19-1704] No user IP repositories specified
- [IP_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado3//ivado/Vivado/2018.2/data/ip'.
- ∨
 □ Elaborated Design (2 infos)
- ∨ □ General Messages (2 infos)
 - [Project 1-570] Preparing netlist for logic optimization
 - (i) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

Synthesis:


Encoding:

State		New Encoding	ı	Previous Encoding
IDLE	I	000	I	000
CHK_CMD	I	001	1	001
WRITE	I	011	I	010
READ_ADD	I	010	1	011
READ_DATA	1	111	I	100

Messages Tab:



Schematic:




Timing Report Summary:

ир		Hold		Pulse Width
Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TP\
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:
Total Number of Endpoints:	83	Total Number of Endpoints:	83	Total Number of Endpoints:

Utilization Report:

Resource	Utilization	Available	Utilization %
LUT	25	20800	0.12
FF	27	41600	0.06
IO	25	106	23.58




Testbench Code Snippets:

```
// Back to IDEL state
ss_n_tb = 1;
g(negedge clk_tb);
// Move to CMK_CMD state
ss_n_tb = 0;
g(negedge clk_tb);
// Check the READ_ADD state (Read address)
MOSt_tb = 1;
g(negedge clk_tb);
MOSt_tb = 0;
g(negedge clk_tb);
repeat (3) begin
MOSI_tb = 8;
g(negedge clk_tb);
end


// Back to IDEL state
ss_n_tb = 0;
g(negedge clk_tb);
// Move to CMK_CMD state
ss_n_tb = 0;
g(negedge clk_tb);
// Check the READ_DATA state (Read data)
MOSI_tb = 1;
repeat (2) begin
MOSI_tb = 0;
g(negedge clk_tb);

// Check the READ_DATA state (Read data)
MOSI_tb = 1;
repeat (2) begin
NOSI_tb = 0;
g(negedge clk_tb);
end
// React all signals
ss_n_tb = 1;
g(negedge clk_tb);
end
// React all signals
ss_n_tb = 1;
g(negedge clk_tb);
end
// React all signals
ss_n_tb = 0;
g(negedge clk_tb);
end
// React all signals
ss_n_tb = 0;
g(negedge clk_tb);
end
// React all signals
ss_n_tb = 0;
g(negedge clk_tb);
end
// React all signals
ss_n_tb = 0;
g(negedge clk_tb);
end
// MoSi_tb, MISO_dut, ss_n_tb, rx_data_dut, rx_valid_dut, tx_data_b, tx_valid_tb);
end
```

Simulation Waveform Snippet:



SPI Wrapper



Introduction to Wrapper:

The Wrapper module integrates the Slave and RAM modules to enable SPI communication with a memory block. The Slave manages the SPI protocol and data transfer with the master device, while the RAM module handles data storage and retrieval. This setup allows the master device to read from and write to the memory block via the SPI interface, with the Slave ensuring proper data transfer and the RAM maintaining the data integrity.

Main Wires between RAM & Slave

- 1. rx_data in the SPI slave module is connected to the din port in the RAM module.
- 2. rx_valid in the SPI slave module is connected to rx_valid in the RAM module.
- 3. dout in the RAM module is connected to tx_data in the SPI slave module.
- 4. tx_valid in the RAM module is connected to tx_valid in the SPI slave module.

RTL Code Snippet:

```
module WRAPPER (MOSI, MISO, ss_n, clk, rst_n);
// Input ports
input MOSI, clk, rst_n, ss_n;
// Output ports
output MISO;

// Internal signals
wire [9:0] rx_data;
wire rx_valid, tx_valid;
wire [7:0] tx_data;


// Instintiate Master Slave SPI
FSM_SPI_SLAVE_SPI(
_MOSI(MOSI), _MISO(MISO), .ss_n(ss_n),
.clk(clk), .rst_n(rst_n), .rx_data(rx_data),
.rx_valid(rx_valid), .tx_data(tx_data),
.tx_valid(tx_valid)
);

// Instintiate Memory "RAM"
SYNLRAM #(
.MEM_DEPTH(256), .ADDR_SIZE(8)
) RAM(
.din(rx_data), .clk(clk),
.rst_n(rst_n), .rx_valid(rx_valid),
.dout(tx_data), .tx_valid(tx_valid)
);
endmodule
```

Gray Encoding

1. Elaboration:

Schematic:



Messages Tab:

```
▼ © Vivado Commands (3 infos)

▼ © General Messages (3 infos)

● [IP_Flow 19-234] Refreshing IP repositories

● [IP_Flow 19-231] No user IP repositories specified

● [IP_Flow 19-2313] Loaded Vivado IP repository 'G./Nivado3/Vivado/Vivado/2018.2/data/fp'.

▼ © Elaborated Design (3 infos)

▼ © General Messages (3 infos)

● [Project 1-570] Preparing netlist for logic optimization

● [Project 1-236] Implementation. Impacted constraints were found while reading constraint file [G:/Final_project_dig/Constraints_final_primpelinentation. Impacted constraints are listed in the file [XIMVRAPPER_propimpt.xd].
```

• [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Final_project_dig/Constraints_final_project.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [X:II/WRAPPER_propimpl.xdc].

Resolution: To avoid this warning, move constraints listed in [X:II/WRAPPER_propimpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.


1 [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

2. Synthesis:


Encoding:

IDLE 000 000 000 001	State	ı	New Encoding	ı	Previous Encoding
KEAD_DATA III	CHK_CMD		001		001
	WRITE		011		010

Messages Tab:



Schematic:




Timing Report Summary:

All user specified timing constraints are met.

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.898 ns	Worst Hold Slack (WHS):	0.142 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	100	Total Number of Endpoints:	100	Total Number of Endpoints:	44

Utilization Report:

Resource	Utilization	Available	Utilization %
LUT	29	20800	0.14
FF	44	41600	0.11
BRAM	0.50	50	1.00
IO	5	106	4.72




3. Implementation:

Messages Tab:

□ Implemented Design (9 infos)
 □ General Messages (9 infos)
 □ [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 □ [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 □ [Project 1-479] Netlist was created with Vivado 2018.2
 □ [Project 1-570] Preparing netlist for logic optimization
 □ [Timing 38-478] Restoring timing data from binary archive.
 □ [Timing 38-479] Binary timing data restore complete.
 □ [Project 1-853] Binary constraint restore complete.
 □ [Project 1-111] Unisim Transformation Summary:
 No Unisim elements were transformed.

Schematic:



Timing Report Summary:

Setup		Hold		Pulse Width	
Worst Negative Slack (WNS):	5.446 ns	Worst Hold Slack (WHS):	0.042 ns	Worst Pulse Width Slack (WPWS):	4.500 ns
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns
Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0
Total Number of Endpoints:	100	Total Number of Endpoints:	100	Total Number of Endpoints:	44
All user specified timing constrain	its are met.				

0.14

Utilization Report:


Resource LUT

Utilization (%)						
o · · ·	25	50	75	100		
LUT - 1% FF - 1 1% BRAM - 1% IO - 5%						
10		5	106		4.72	
BRAM		0.50	50		1.00	
FF		44	41600		0.11	


29

20800

Critical Path:




Device:



Sequential Encoding

4. Elaboration:

Schematic:



Messages Tab:

- ∨

 □ Vivado Commands (3 infos)
 - ∨ □ General Messages (3 infos)
 - 10 [IP_Flow 19-234] Refreshing IP repositories
 - (IP_Flow 19-1704) No user IP repositories specified
 - [IP_Flow 19-2313] Loaded Vivado IP repository 'G:\(\text{vivado3/\(\text{Vivado}\)\(\tex
- ∨

 □ Elaborated Design (13 infos)
 - ∨ □ General Messages (13 infos)
 - ightarrow [Synth 8-6157] synthesizing module 'WRAPPER' [WRAPPER.v:1] (2 more like this)
 - () [Synth 8-5534] Detected attribute (* fsm_encoding = "sequential" *) [FSM_SPI.v:19]
 - > 1 [Synth 8-155] case statement is not full and has no default [FSM_SPI.v:32] (1 more like this)
 - > 1 [Synth 8-6155] done synthesizing module 'FSM_SPI' (1#1) [FSM_SPI.v:1] (2 more like this)
 - [Device 21-403] Loading part xc7a35ticpg236-1L
 - (Project 1-570) Preparing netlist for logic optimization
 - (1) [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - (1) [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

5. Synthesis:


Encoding:

State	L	New Encoding	Previous Encoding
IDLE	1	000	000
CHK_CMD	1	001	. 001
WRITE	I	010	010
READ_ADD	I	011	011
READ_DATA	I	100	100

Messages Tab:

- ∨ □ Synthesized Design (6 infos)
 - - (Netlist 29-17) Analyzing 5 Unisim elements for replacement
 - (1) [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - 1 [Project 1-479] Netlist was created with Vivado 2018.2
 - (Project 1-570) Preparing netlist for logic optimization
 - () [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
 - (1) [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

Schematic:




Timing Report Summary:



Utilization Report:






6. Implementation:

Messages Tab:

- ✓
 Implemented Design (9 infos)
 - → □ General Messages (9 infos)
 - 1 [Netlist 29-17] Analyzing 5 Unisim elements for replacement
 - (1) [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
 - (Project 1-479) Netlist was created with Vivado 2018.2
 - 1 [Project 1-570] Preparing netlist for logic optimization
 - (1) [Timing 38-478] Restoring timing data from binary archive.
 - (1) [Timing 38-479] Binary timing data restore complete.
 - (Project 1-856) Restoring constraints from binary archive.
 - (1) [Project 1-853] Binary constraint restore complete.
 - [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

Schematic:




Timing Report Summary:




Utilization Report:






Critical Path:




Device:



One Hot Encoding

7. Elaboration:

Schematic:



Messages Tab:



8. Synthesis:


Encoding:

State	I	New Encoding	I	Previous Encoding
IDLE	1	00001	1	000
CHK_CMD	1	00010	I	001
WRITE	1	00100	l .	010
READ_ADD	1	01000	I	011
READ_DATA	I	10000	I	100

Messages Tab:

```
C The Comment of the
```


Schematic:



Timing Report Summary:


Setup		Hold		Pulse Width			
Worst Negative Slack (WNS): 5	5.898 ns	Worst Hold Slack (WHS):	0.144 ns	Worst Pulse Width Slack (WPWS):	4.500 ns		
Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns		
Number of Failing Endpoints: 0)	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0		
Total Number of Endpoints:	100	Total Number of Endpoints:	100	Total Number of Endpoints:	46		
All user specified timing constraints are met.							

Utilization Report:




9. Implementation:

Messages Tab:




Schematic:




Timing Report Summary:


Setup	Hold		Pulse Width				
Worst Negative Slack (WNS): 5.415 ns	Worst Hold Slack (WHS):	0.046 ns	Worst Pulse Width Slack (WPWS):	4.500 ns			
Total Negative Slack (TNS): 0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	0.000 ns			
Number of Failing Endpoints: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0			
Total Number of Endpoints: 100	Total Number of Endpoints:	100	Total Number of Endpoints:	46			
All user specified timing constraints are met.							

Utilization Report:






Critical Path:



Device:



The Best Encoding

based on the best timing report that gives the high setup/hold slack after implementation.

Gray Encoding:

- Worst Negative Setup Slack (WNSS): 5.446 ns
- Worst Hold Slack (WHS): 0.042 ns
- Worst Pulse Width Slack (WPWS): 4.500 ns

Sequential Encoding:

- Worst Negative Setup Slack (WNSS): 5.465 ns
- Worst Hold Slack (WHS): 0.071 ns
- Worst Pulse Width Slack (WPWS): 4.500 ns

One-Hot Encoding:

- Worst Negative Setup Slack (WNSS): 5.415 ns
- Worst Hold Slack (WHS): 0.046 ns
- Worst Pulse Width Slack (WPWS): 4.500 ns

Analysis

- **Setup Slack:** Sequential encoding has the highest worst negative setup slack (5. 465 ns), indicating it has the most timing margin for setup constraints.
- **Hold Slack:** Sequential encoding has the best worst hold slack (0.071 ns), providing the highest timing margin for hold constraints.
- **Pulse Width Slack:** All three encodings have the same worst pulse width slack (4.500 ns).

Comparison:

• Setup Slack (Higher is better):

Gray: 5. 446 ns
Sequential: 5. 465 ns
One-Hot: 5.415 ns
Hold Slack (Higher is better):

Gray: 0.042 ns
 Sequential: 0.071 ns
 One-Hot: 0.046 ns

Conclusion

Given that Sequential encoding has the highest setup and hold slack values, it provides the best timing margin overall. Therefore, to operate at the highest frequency possible, you should choose **Sequential encoding**.

Constraints File:

```
## Clock signal
set_property -dict (PACKAGE_PIN WS JOSTANDARD LVCMOS33) [get_ports clk]
create_clock -period 10.000 -name sys_clk_pin -waveform (0.000 5.000) -add [get_ports clk]

## Switches
set_property -dict (PACKAGE_PIN V17 IOSTANDARD LVCMOS33) [get_ports rst_n]
set_property -dict (PACKAGE_PIN V16 IOSTANDARD LVCMOS33) [get_ports rst_n]
set_property -dict (PACKAGE_PIN V16 IOSTANDARD LVCMOS33) [get_ports MOSI]

## LEDs
set_property -dict (PACKAGE_PIN V16 IOSTANDARD LVCMOS33) [get_ports MOSI]

## Configuration options, can be used for all designs
set_property CROWIG_VOLTAGE 3.3 [current_design]


## SPI configuration mode options for QSPI boot, can be used for all designs
set_property TCROWIG_VOLTAGE 3.3 [current_design]

## SPI configuration mode options for QSPI boot, can be used for all designs
set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property BITSTREAM.GENERAL.COMPRESS TRUE [current_design]

set_property All_PROSE_SME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property All_PROSE_SME_MU_CNT 1 [get_debug_cores u_ila_0]
set_property C_ADV_REGGER_false [get_debug_cores u_ila_0]
set_property C_ADV_REGGER_false [get_debug_cores u_ila_0]
set_property C_ADV_REGGER_false [get_debug_cores u_ila_0]
set_property C_REGGER_GOULA false [get_debug_cores u_ila_0]
set_property PROSE_TYPE_DATA_AMO_REGGER_[get_debug_cores u_ila_0]
set_property PROSE_TYPE_DATA_AMO_REGGER_[get_debug_cores u_ila_0]
set_property PROSE_TY
```

Bitstream Generation Success:



Master (SPI SLAVE Interface TB) RTL Code Snippet:

```
module MASTER_tb();
//Signals Declaration
reg MOSI;
reg ss_n;
reg clk;
reg rst n;
wire MISO;
//DUT Instantiation
MRAPPER DUT(.MOSI(MOSI),.MISO(MISO),.ss_n(ss_n),.clk(clk),.rst_n(rst_n));
//clock Generation
initial begin
    clk = 1;
    forever
        #5 clk = ~clk;
end
//Test Stimiulus Generator
initial begin
    //Activate Reset ,Un-Enable ss_n& Initialize all signals
    rst_n = 0;
    ss_n = 1;
    MOSI = 0;
    @(negedge clk);
    //De-Activate Reset& Start testing
    rst_n = 1;

//Test Writing Address
ss_n = 0;
    @(negedge clk);

MOSI = 0;//Write
    @(negedge clk);

MOSI = 0;//(legedge clk);

MOSI = 0;
    @(negedge clk);
//2'b00 >> To write address
repeat(3) begin
    MOSI = 0;
    @(negedge clk);
    MOSI = 1;
    @(negedge clk);
    MOSI = 0;
    MOSI = 0;
    MOSI = 0;
    MOSI = 0;
    MOSI
```

```
//Test Writing Data
ss_n = 0;
@(negedge clk);
MOSI = 0;/Mtite
@(negedge clk);
MOSI = 1;
@(negedge clk);
MOSI = 1;
@(negedge clk);
//2'b01 >> To write Data
MOSI = 1;
@(negedge clk);
MOSI = 0;
@(negedge clk);
MOSI = 0;
@(negedge clk);
MOSI = 1;
@(negedge clk);
MOSI = 0;
@(negedge clk);
//Data:8'b10101010
ss_n = 1;
@(negedge clk);
//Test Reading Address
ss_n = 0;
@(negedge clk);
//Test Reading Address
ss_n = 0;
@(negedge clk);
//Test Reading Address
ss_n = 0;
@(negedge clk);
MOSI = 1;/Read
@(negedge clk);
//Tible >> To Read address
repeat(3) begin
MOSI = 0;
@(negedge clk);
MOSI = 1;
```

```
//Address : 8'b01110111

ss_n = 1;
    @(negedge clk);

//Test Reading Data

ss_n = 0;
    @(negedge clk);

MOSI = 1;//Read
    @(negedge clk);

MOSI = 1;
    @(negedge clk);

MOSI = 1;
    @(negedge clk);

//2'bil >> To Read Data

MOSI = 0;
    @(negedge clk);

MOSI = 1;
    @(negedge clk);

MOSI = 1;
    @(negedge clk);

MOSI = 1;
    @(negedge clk);

MOSI = 0;
    @(negedge clk);

//Dummy Data

repeat(8) @(negedge clk);

//Dummy Data

repeat(8) @(negedge clk);

//Tourny Data

repeat(8) @(negedge clk);

//Test Monitor & Results

initial begin

//Test Monitor & Results

initial begin

//Test Monitor & Results

initial begin
```

Simulation Waveform Snippet:



Do File:

```
vlib work
vlog SYN_RAM.v FSM_SPI.v WRAPPER.v MASTER_tb.v
vsim -voptargs=+acc work.MASTER_tb
add wave *
run -all
#quit -sim
```