# Mini Project Spartan6 DSP48A1

Name

Sarah Abdelatty Ibrahem

Group	2
1	

## **Code**

#### 1. DSP48A1\_D\_BLOCK

```
module DSP48A1_D_BLOCK (D, rst, clk, En, out);
parameter WIDTH = 18;
parameter REG = 1;
parameter RSTTYPE = "SYNC";
input [WIDTH-1:0] D;
input clk, rst, En;
output [WIDTH-1:0] out;
reg [WIDTH-1:0] out_reg;
generate
    if (RSTTYPE == "SYNC") begin
        always @(posedge clk) begin
            if (rst)
                out_reg <= 0;
            else if (En)
                out_reg <= D;
    else if (RSTTYPE == "ASYNC") begin
        always @(posedge clk or posedge rst) begin
            if (rst)
                out_reg <= 0;
            else if (En)
                out reg <= D;
endgenerate
assign out = (REG)? out_reg:D;
```

#### 2. DSP48A1

```
module DSP48A1 (
    A, B, D, C, Clk, Carryin, Opmode, Bcin, RstA, RstB, RstM, RstP, RstD, RstC, RstCarryin, RstOpmode,
    CEA, CEB, CEM, CEP, CEC, CED, CECarryin, CEOpmode, Pcin, Bcout, Pcout, P, M, Carryout, CarryoutF
);

// Parameter to configure the registers
parameter AOREG = 0;
parameter AOREG = 1;
parameter BOREG = 1;
parameter DREG = 1;
parameter DREG = 1;
parameter DREG = 1;
parameter PREG = 1;
parameter PREG = 1;
parameter CARRYINREG = 1;
parameter CARRYINEGE = 1;
parameter CARRYINEGE = 1;
parameter CARRYINEGE = "OPMODES";
parameter CARRYINEGE = "OPMODES";
parameter RSTTYPE = "SYNC";

// Input ports
input [17:0] A, B, D, Bcin;
input [17:0] A, B, D, Bcin;
input [17:0] Opmode;
input [17:0] Opmode;
input [17:0] Opmode;
input [17:0] Opmode;
output [17:0] Bcout;
output [17:0] Bcout;
output [17:0] Pacut, P;
output [17:0] AD_reg;
// Register pipeline for A input
DSP48A1_D_BLOCK #(.WIDTH(18), .REG(AOREG), .RSTTYPE(RSTTYPE)) m1(.D(A), .rst(RstA), .clk(Clk), .En(CEA), .out(AO_reg));
```

```
wire [17:0] D_reg;
// Register pipeline for D input
BOPMRAND_BIOCK #(.WIDIH(18), .REG(DREG), .RSTTYPE(RSTTYPE)) m2(.D(D), .rst(RstD), .clk(Clk), .En(CED), .out(D_reg));

wire [47:0] C_reg;
// Register pipeline for C input
BOPMRAND_BIOCK #(.WIDIH(48), .REG(CREG), .RSTTYPE(RSTTYPE)) m3(.D(C), .rst(RstC), .clk(Clk), .En(CEC), .out(C_reg));

wire [17:0] B0 reg;
// Conditional generation for B input
generate
// Direct B input mode
if (B.IMPUT == "DIRECT")
DSPABALD_BIOCK #(.WIDIH(18), .REG(BOREG), .RSTTYPE(RSTTYPE)) m5(.D(B), .rst(RstB), .clk(Clk), .En(CEB), .out(B0_reg));
// Cascade B input mode
else if (B.IMPUT == "CASCADE")
DSPABALD_BIOCK #(.WIDIH(18), .REG(BOREG), .RSTTYPE(RSTTYPE)) m6(.D(Bcin), .rst(RstB), .clk(Clk), .En(CEB), .out(B0_reg));
endgenerate
wire [17:0] Al_reg;
// Register pipeline for A1
DSPABALD_BIOCK #(.WIDIH(18), .REG(AIREG), .RSTTYPE(RSTTYPE)) m7(.D(A0_reg), .rst(RstA), .clk(Clk), .En(CEA), .out(A1_reg));

wire [17:0] Opmode reg;
// Register pipeline for Opmode
DSPABALD_BIOCK #(.WIDIH(18), .REG(OPMODEREG), .RSTTYPE(RSTTYPE)) m8(.D(Opmode), .rst(RstOpmode), .clk(Clk), .En(CEOpmode), .out(Opmode_reg));

wire [17:0] add or subtract logic based on Opmode
assign add_or_sub_reg = (Opmode_reg[6])? (D_reg = B0_reg):(D_reg + B0_reg);

wire [17:0] B1_reg;
// Select between B or Pre-add/Sub based on Opmode
assign B_or_Preaddingsub = (Opmode_reg[6])? (D_reg = B0_reg):
wire [17:0] B1_reg;
// Register pipeline for B1
DSPABALD_BLOCK #(.WIDIH(18), .REG(BIREG), .RSTTYPE(RSTTYPE)) m9(.D(B_or_Preaddingsub), .rst(RstB), .clk(Clk), .En(CEB), .out(B1_reg));
```

#### 3. DSP48A1(Cont'd)

```
// Assign Bcout = Bl_reg;

wire [35:0] mul_reg;

// Multiplication logic
assign mul_reg = Al_reg * Bl_reg;

wire [35:0] M_reg;

// Register pipeline for M
DSP48Al_D_BLOCK #(.WIDIH(36), .REG(MREG), .RSTTYPE(RSTTYPE)) ml0(.D(mul_reg), .rst(RstM), .clk(clk), .En(CEM), .out(M_reg));

generate
genvar i;
for(i=0; i:36; i=i:1)
buf(M[i], M_reg[i]);
endgenerate

wire [47:0] conc_DAB;

// Concatenate inputs D, A, and B
assign conc_DAB = {D, A, B};

reg [47:0] X out;

// X out logic based on Opmode
always @(*) begin
case (Opmode_reg[1:0])
0: X out = 0;
1: X out = mul_reg;
2: X out = P:
3: X_out = conc_DAB;
endcase
end

reg [47:0] Z_out;

// Z_out logic based on Opmode
always @(*) begin
case (Opmode_reg[3:2])
0: Z out = 0;
1: X_out = pcin;
2: Z_out = P:
3: Z_out = Pcin;
2: Z_out = P:
3: Z_out = C_reg;
```

```
endcase
end

wire Opmode_Carry;

// Opmode carry logic
assign Opmode_Carry = (CARRYINSEL == "CARRYIN")? Carryin:(CARRYINSEL == "OPMODES")? Opmode_reg[5]:0;

wire CIN;

// Register pipeline for carry-in
DSP48A1_D_BLOCK #(.WIDTH(1), .REG(CARRYINREG), .RSTTYPE(RSTTYPE)) m11(.D(Opmode_Carry), .rst(RstCarryin), .clk(Clk), .En(CECarryin), .out(CIN));

wire Carryout_reg;

wire [47:0] add on sub_outreg;

// Addition or subtraction based on Opmode
assign {Carryout_reg, add_or_sub_outreg} = (Opmode_reg[7])? (Z_out - (X_out + CIN)):(X_out + Z_out + CIN);

// Register pipeline for carry-out
DSP48A1_D_BLOCK #(.WIDTH(1), .REG(CARRYOUTREG), .RSTTYPE(RSTTYPE)) m12(.D(Carryout_reg), .rst(RstCarryin), .clk(Clk), .En(CECarryin), .out(Carryout));
assign Carryoutf = Carryoutf;

// Register pipeline for Pcout
DSP48A1_D_BLOCK #(.WIDTH(48), .REG(PREG), .RSTTYPE(RSTTYPE)) m13(.D(add_or_sub_outreg), .rst(RstP), .clk(Clk), .En(CEP), .out(P));
assign Carryout = P;
```

# Test bench

```
initial begin
// Initialize all control signals
A_tb = 0;
B_tb = 0;
C_tb = 0;
D_tb = 0;
B_tb = 0;
C_tb = 0;
D_tb = 0;
B_tb = 0;
C_tr = 0;
B_tb = 0;
B_t
```

#### Test bench (Cont'd)

```
CEB_tb = 1;

CEM_tb = 1;

CEP_tb = 1;

CEC_tb = 1;

CED_tb = 1;

CECarryin_tb = 1;

CEOpmode_tb = 1;

repeat(10) @(negedge Clk_tb);
D_t6 = 30;

Carryin_tb = 0;

BCin_tb = 5;

Pcin_tb = 10;

Opmode_tb = 8'b01101111; // Set Opmode for addition

repeat(10) @(negedge Clk_tb);
// Test Case 2: Subtraction
A_tb = 60;
B_tb = 10;
C_tb = 35;
D_tb = 40;
Opmode_tb = 8'b01010100; // Set Opmode for subtraction repeat(10) @(negedge Clk_tb);
// Test Case 3: Multiply with Carry-in
A_tb = 30;
B_tb = 10;
C_tb = 100;
D_tb = 30;
D_mode_tb = 8'b00101010; // Set Opmode for multiplication with carry-in
repeat(10) @(negedge Clk_tb);
// Test Case 4: Accumulation
A_tb = 35;
B_tb = 30;
C_tb = 100;
D_tb = 30;
Carryin_tb = 1;
Pcin_tb = 10;
Opmode_tb = 8'b10001101; // Set Opmode for accumulation
repeat(10) @(negedge Clk_tb);
 // Test Case 5: chained operation
A_tb = 25;
B_tb = 40;
C_tb = 150;
D_tb = 30;
Carryin_tb = 0;
Opmode tb = 8'b0111111; // Set Opmode for multiplication with carry-in repeat(10) @(negedge Clk_tb);
 // Test Case 6: Cascade B input
Bcin_tb = 15;
B_tb = 30;
C_tb = 250;
D_tb = 15;
Carryin_tb = 0;
Opmode_tb = 8'b11000010; // Set Opmode for using cascade input
repeat(10) @(negedge Clk_tb);
 // Test Case 7: complex operation
A_tb = 20;
B_tb = 15;
C_tb = 200;
D_tb = 30;
Carryin_tb = 1;
Opmode_tb = 8'b10101010; // Set Opmode for pre-addition
repeat(10) @(negedge Clk_tb);
 // Test Case 8: complex operation
A_tb = 70;
B_tb = 55;
C_tb = 230;
D_tb = 25;
Carryin_tb = 0;
Opmode_tb = 8'b00011900; // Set Opmode for pre-addition
repeat(10) @(negedge Clk_tb);
 // reset and unenable all stages
RstA_tb = 1;
RstB_tb = 1;
RstB_tb = 1;
RstP_tb = 1;
RstD_tb = 1;
RstD_tb = 1;
RstC_tb = 1;
RstC_arryin_tb = 1;
RstCarryin_tb = 1;
CEA_tb = 0;
CEB_tb = 0;
CEB_tb = 0;
CEM_tb = 0;
```

## **Simulation**

<b>1−</b> ♦ A_tb	70	0		(15		60	)	30	X.	35	X	25				20	X	70			
<b>1-</b> ♦ B_tb	70 55 25 15 230	0		(20		10			X	30	X	40		30		15	X	55			
<b>1-</b>	25	0		(30		40	X	30						15		30		25			
∎	15	0		(5										15							
<b>y-</b> ∳ C_tb	230	0		(10		(35		100			χ	150		250		200	X	230			
	10	0		(10																	
Opmode_tb	00011000	00000000		(011011	11	0101010	)	00101010	, Y	1000110	χ	01111111	X	11000010	)	10101010	<u> </u>	0001100			
♦ Clk_tb	0	modono	nhaaaat			hnnnn	nnnn	hnnnn	nnnni	ากกกก	nnnni	nnnnn	nnnn	nnnnn	nnnn	haaan	nnnn	nnnn	haaan	nnnnni	hnnr
Carryin_tb	0								ħ.												
◆ RstA tb	1		7								1								ſ		
♦ RstB_tb	1		-																		
A RstM tb	1		-																		
♦ RstP_tb	1		-																		
♦ RstD tb	1		-																		
♦ RstC tb	1		-																		
* RstCarryin_tb	1		-																		
◆ RstOpmode_tb	1		-,†																		
CEA_tb	0		=																		
CEB_tb	o l		╬──┼		_														<del></del> -		
· -	-																				
CEM_tb	0	$\overline{}$																		ι	
CEP_tb	0																			ι	
◆ CEC_tb	0																			ι	
CED_tb	0		_																	ΊЩ	
CECarryin_tb	0																			٦ <u> </u>	
CEOpmode_tb	0		_																	ــــــــــــــــــــــــــــــــــــــ	
⊢ <b>∜</b> Bcout_dut	0	(0		20		(30		(10		30		2621	34	30		15		(80		0	
	0	0		)()(20	0615882	( ) 10		10000	100000	281	474976	. (206	15908	10000	10000	(28)	474976	. (0			
- P_dut	0	(0		( )( 20	615882	( ) ( 10			100000	281	474976	. ) (206	15908	10000	0000	(1) (28:	474976	. (0			
⊢ <b>∜</b> M_dut	0	(0		(300		( ) 180	0	( ) ( 300		1050		( 655		( ) 750		300		( ) 56	00	0	
Carryout_dut	St0																				
	Stn															+-					

#### Do file

```
vlib work
vlog DSP48A1.v DSP48A1_tb.v
vsim -voptargs=+acc work.DSP48A1_tb
add wave *
run -all
#quit -sim
```

#### **Constrain**

```
| Control | Cont
```


#### Constrain (cont'd)

```
create_debug_port u_ila_0 probe
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports_u_ila_0 probe11]
set_property port_vidth 1 [get_debug_ports_u_ila_0 probe11]
complet_bebug_port u_ila_0 probe1
set_property port_vidth 1 [get_debug_ports_u_ila_0 probe12]
set_property PROBE_TYPE_DATA_AND_TRIGGER [get_debug_ports_u_ila_0 probe12]
set_property port_vidth 1 [get_debug_ports_u_ila_0 probe12]
connect_debug_port_u_ila_0 probe12 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe13 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe13 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe13 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe13 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe14 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe15 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe16 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe17 [get_nets_[list_CEC_IBUF]]
connect_debug_port_u_ila_0 probe16 [get_nets_[list_Reta_IBUF]]
connect_debug_port_u_ila_0 probe26 [g
```

#### Monitor

```
| A = 0, B = 0, C = 0, C = 0, D = 0, Carryout = 0, Carryou
```


## **Elaboration schematic**




## RTL message

- → □ Vivado Commands (3 infos)
  - → General Messages (3 infos)
    - (IP\_Flow 19-234) Refreshing IP repositories
    - (1) [IP\_Flow 19-1704] No user IP repositories specified
    - [IP\_Flow 19-2313] Loaded Vivado IP repository 'G:/vivado3/Vivado/Vivado/2018.2/data/ip'.
- → Elaborated Design (18 infos)
  - → □ General Messages (18 infos)
    - > (1) [Synth 8-6157] synthesizing module 'DSP48A1' [DSP48A1.v:1] (6 more like this)
    - > 1 [Synth 8-6155] done synthesizing module 'DSP48A1\_D\_BLOCK' (1#1) [DSP48A1\_D\_BLOCK.v:1] (6 more like this)
      - (1) [Device 21-403] Loading part xc7a200tffg1156-3
      - (1) [Project 1-570] Preparing netlist for logic optimization
      - Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
      - Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.

## **Synthesis schematic**





#### Synthesis message


- - 17-349] Got license for feature 'Synthesis' and/or device 'xc7a200t'
  - > (§ [Synth 8-6157] synthesizing module 'DSP48A1' [DSP48A1.v.1] (6 more like this)
  - > ① [Synth 8-6155] done synthesizing module 'DSP48A1\_D\_BLOCK' (1#1) [DSP48A1\_D\_BLOCK.v.1] (6 more like this)
  - ① [Device 21-403] Loading part xc7a200tffg1156-3
  - > ① [Synth 8-5818] HDL ADVISOR The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [DSP48A1.x68] (1 more like this)
  - [Synth 8-5842] Cannot pack DSP OPMODE registers because of constant "1" value. Packing the registers will cause simulation mismatch at initial cycle [DSP48A1\_D\_BLOCK.v.13]
  - [Project 1-571] Translating synthesized netlist
  - [Netlist 29-17] Analyzing 207 Unisim elements for replacement
  - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
  - [Project 1-570] Preparing netlist for logic optimization
     [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).

  - [Project 1-111] Unisim Transformation Summary: No Unisim elements were transformed.
  - [Common 17-83] Releasing license: Synthesis
  - [Common 17-1381] The checkpoint 'G'/Sarah/Digital\_Course/digital\_course\_modelsim/mini\_proj/project\_MINV[project\_MINV].nuns/synth\_1/DSP48A1.dcp' has been generated.
  - fruntcl-4] Executing : report\_utilization -file DSP48A1\_utilization\_synth.rpt -pb DSP48A1\_utilization\_synth.pb
  - ① [Common 17-206] Exiting Vivado at Tue Jul 30 00:39:56 2024...
- ∨ 

  Synthesized Design (6 infos)
- ∨ 🚍 General Messages (6 infos)
  - (1) [Netlist 29-17] Analyzing 207 Unisim elements for replacement
  - 1 [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
  - 1 [Project 1-479] Netlist was created with Vivado 2018.2
  - 10 [Project 1-570] Preparing netlist for logic optimization
  - (inverter(s) to 0 load pin(s).
  - [Project 1-111] Unisim Transformation Summary:
     No Unisim elements were transformed.

## **Synthesis Utilization**

Resource	Utilization	Available	Utilization %
LUT	231	134600	0.17
FF	178	269200	0.07
DSP	1	740	0.14
IO	327	500	65.40




#### **Synthesis Timing**

Setup		Hold		Pulse Width	
Worst Negative Slack (WN	S): inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS):	NA
Total Negative Slack (TNS)	): 0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS):	NA
Number of Failing Endpoir	nts: 0	Number of Failing Endpoints:	0	Number of Failing Endpoints:	NA
Total Number of Endpoints	s: 741	Total Number of Endpoints:	741	Total Number of Endpoints:	NA

There are no user specified timing constraints.


#### **Implementation Schematic**



## **Implementation message**

## **Implementation Utilization**

Resource	Utilization	Available	Utilization %
LUT	230	134600	0.17
FF	179	269200	0.07
DSP	1	740	0.14
Ю	327	500	65.40



# **Implementation Timing**

etup			Hold		Pulse Width				
	Worst Negative Slack (WNS):	inf	Worst Hold Slack (WHS):	inf	Worst Pulse Width Slack (WPWS): NA				
	Total Negative Slack (TNS):	0.000 ns	Total Hold Slack (THS):	0.000 ns	Total Pulse Width Negative Slack (TPWS): NA				
	Number of Failing Endpoints:	0	Number of Failing Endpoints:	0	Number of Failing Endpoints: NA				
	Total Number of Endpoints:	744	Total Number of Endpoints:	744	Total Number of Endpoints: NA				

There are no user specified timing constraints.

## **NO ERRORS Checks**

