

Faculty of Engineering and Technology

Department of Electrical and Computer Engineering

ENCS3310 - Advanced Digital Design

# **Course Project Report : Simple Microprocessor**

Sarah Hassouneh - 1210068

Instructor: Dr. Abdellatif Abu-Issa

**Section:** 2

**Date:** 20 Jan 2024

# **Abstract**

In this project we designed a simple microprocessor system. The purpose of the microprocessor is to execute simple instructions including arithmetic instruction and logical instructions and output the correct result. The microprocessor consists of two main units: the ALU and the register file. The ALU is the functional unit that executes the specific operation specified in the instruction on the specific operand s also denoted in the instruction. The regfile is a memory module that has holds the operands we want to work on. This register file can perform two read operations and one write operation and is used to fetch operand and save results. In this project we examine how these modules were built, tested and how efficient are they.

# **Table of Contents**

Introduction	Abstract	II
Part 1: The ALU  Part 2: The Register File  Part 3: The Top module  Part 4: Testing The Top module  Design Features  1  Conclusion  1  Appendix A: Screen Shots  1	Introduction	
Part 2: The Register File	Procedure	2
Part 3: The Top module	Part 1: The ALU	2
Part 4: Testing The Top module 1  Design Features 1  Conclusion 1  Appendix A: Screen Shots 1	Part 2: The Register File	3
Design Features	Part 3: The Top module	6
Conclusion	Part 4: Testing The Top module	10
Appendix A: Screen Shots1	Design Features	
	Conclusion	
Appendix B: Machine instructions1	Appendix A : Screen Shots	
	Appendix B: Machine instructions	

# **Table of Figures**

Figure 1: Top Module Design	6
Figure 2: Demonstration of add operation	7
Figure 3: Decode Instruction task and Valid Opcode function	9
Figure 4: Test case 1 in top module and loop definition	11
Figure 5: Comparing result with expected	11
Figure 6: ALU code	14
Figure 7: ALU testbench-testcase1	14
Figure 8: Test Bench for ALU waveform	15
Figure 9: reg_file_simple code	15
Figure 10: reg_file two state code	15
Figure 11: reg_file test cases	16
Figure 12: reg_file testbench waveform	16
Figure 13: top_module code	17
Figure 14: top module testbench code snippet	18

# Introduction

The project we want to build here demonstrates the importance hardware description languages and why we use them. We are designing a digital circuit but with these languages we are able to design, test and improve.

The main design in our system will be referred to as top module or (mp\_top)in the Verilog code. This design main purpose is to receive instructions and execute them. It consists of the ALU and a reg-file unit. The design is a synchronous logic with a clock input. It also has the main instruction input and the result output.

The ALU unit performs the arithmetic and logical operations that are basically the main functions of any CPU or computer in general. Tn reg file is a small internal memory of this microprocessor. It is similar to some extent to the RAM but different in that the reg\_file specified in our design has 3 addresses inputs and outputs and one read input. It is unlike normal RAM in that it can process three addresses at the Output 1 produces the item within the register file that is address by Address 1. Similarly Output 2 produces the item within the register file that is address by Address 2. Input is used to supply a value that is written into the location addressed by Address 3. The initial values in the memory were specifies by the provided table.

The procedure that we took was design each of these modules and test it on its own and then combining them and creating a main testbench. This report gives an explanation of the method used, design procedure, challenges and an efficiency overview al last.

# **Procedure**

To build the simple microprocessor, first, the two main components: ALU unit and Register file unit were built and tested. Then we combined instances of them in our top design. This section will explain how the components were built and tested.

#### Part 1: The ALU

The ALU module was built using behavioral Verilog description. It is a combinational circuit and our design calls for two 32-bit inputs, A and B, and a 32-bit output Result. My id student ends in 8, so the opcodes shown in (

Table 1) were used, we have 11 different operations in the system. For any unary operations operand A was used, otherwise both operands A and B were used. The logical operations are done bitwise between the two operands.

Add	Subtract	Absolute	Negative	Max	Min	Avg	Not	Or	And	Xor
		value								
1	6	13	8	7	4	11	15	3	5	2

Table 1: Opcodes

#### **Design notes**

#### 1. Parameters:

The code for the ALU module is shown in (Figure 6), for better configurability, parameters were used for both data width (which represent the size of inputs A and B), and opcode length (which is the size of opcode input). This provides a way to make the code more flexible, reusable, and easy to maintain especially when thinking about upscaling our current design. Parameters were also used to reference the opcodes, the opcodes we are using in the design are constants, i.e. if (add) has an opcode of 1, then it will stay 1 for that instance through the entire design. Parameters allow us to provide meaningful names for those constants, and if we want to change opcode for any operation later it can be easily changed. The use of parameters can be seen through the whole design and has been effectively used in all modules.

### 2. Finding average:

A note for finding the average, we basically summed the two values and shifted it left by 1, this is equivalent for dividing by 2 and taking the result to be integer part of that division.

# **Testing ALU**

To test our ALU module, a simple test bench was created, for efficient testing we had to test all 11 opcodes. (Figure 7) shows part of the test bench and test case 1, we defined parameters similar to the ALU module, inputs were put inside registers and wires for the outputs, we also defined an expected register to compare the result to. Test case 1 shows how the (add) operation was tested, operands A and B were set, the expected value of the addition was saved in expected, then it was compared with the result, and then prints if pass or fail. (Figure 8) shows the result of executing all test cases both in waveform and on console. It shows that in all cases, the expected output matches the result. So, we can conclude that ALU module is correct. Please note that the output in waveform are in signed decimal, but in the console we printed hexadecimal for logical operations and decimal for arithmetic for easier checking.

# Part 2: The Register File

The Register file we want to create in our design is like a very small fast RAM. For our system we designed 32 x 32-bit words, so we used a 5-bit address lines and 32-bit data lines. This register file can process three addresses at the same time, two are read operations, and one is written to. Output 1 produces the item within the register file that is address by Address 1, Output 2 produces the item within the register file that is address by Address 2, and Input is used to supply a value that is written into the location addressed by Address 3.

### **Design notes**

#### 1. The clock:

If we design register file as a combinational circuit without clock, it may cause problems when the write address is the same as one of the read addresses (race condition). This problem can be solved by synchronizing the register file to a clock. This means that on the rising edge of the clock the two outputs will be produced, and the input will be written. We designed this in reg\_file simple(Figure 9), it can be seen that on the rising edge of the clock the out1 and out2 are provided based on the corresponding addresses, and (in) is saved in the memory in the provided address (addr3), note that all of this is done in one clock cycle.

# Now, did we solve the issue of reading and writing when the address for the input is the same as the address of one of the outputs?

No, with this current implementation of the register file(simple reg file) the issue is not solved. We created a test bench to test that (will be explained in detail in next part), and the test bench showed having a race condition when the input address is same as output address. Simply adding the clock has not changed the issue, because still on the rising edge the system is trying to read and write from same position at the same time. **So how can this be solved?** After some through reading and research, we concluded that it is inevitable to have a race condition if I am trying to read and write at the same exact time. So one approach that I used is creating a synchronous two state machine. We split reading in a state and writing in the following state to prevent race condition. The reg-file now needs two clock cycles to complete reading and writing, the first clock cycles outputs are read from the memory and the second clock cycle (in) is saved in the right address.

**Now, this design is powerful for two reasons.** First, it allows us to read and write at the same addresses. Second, it means that the outputs out1 and out2 (that will later be used as operands) are ready(fetched) by the end of the first cycle and writing can be done at the following clock cycle with no issues, the improvement in code is shown in (Figure 10).

### 2. Enabling the register file

The register is sensitive to changes in any of inputs (addresses and in) and so we want to create a way to control that through an enable signal. This is important especially in controlling writing because we don't want garbage values to be written in unintended places in memory, therefore losing the data.

The enable signal in our design in denoted (valid\_opcode) because its value is dependent on the opcode value as will be seen in top module.

# 3. Task to initialize memory

Tasks can be used in organizing and structuring code and creating better modular designs. Here a simple task was used to initialize memory (shown in Figure 10), which basically assigns memory with initial register values (as per given in the provide table). This allows for easier access and modification for any value initial value in memory, later.

## **Testing Register file**

To test the register file, we basically want to test 4 things: the reading, the writing, the enable signal (valid\_opcode) and reading and writing to same address. The test cases in the test bench that was designed is shown in (Figure 11). We basically designed four test cases:

- 1) In the first test case we set valid code to 1 to enable the reg file and then read from a two known addresses (0,1) and wrote on address(2). The out1 and out2 outputs were checked to ensure that their values match the actual addresses that were saved in the memory inside reg file. It was found that it matches so the test case passed. Note, that here we always test outputs after 2 clock cycles because a complete writing and reading action that was designed in this reg-file takes two clock cycles as was explained earlier.
- 2) In the second test case we wanted to ensure that a proper writing action was done in the first test case. So again, we read from the same position we wrote on (that is address number 2). We compared the output and found that it matches what we saved in, so test case passed.
- 3) In the third test case, we wanted to test the enable signal(valid opcode), to test that we set valid opcode to 0, then changed other inputs. We want to compare if any of the outputs change or if they remain stable. In our test case they remain unchanged and so that is correct and test case passed.
- 4) In the fourth test case, we mainly wanted to test race condition. From our design we know that this could mainly happen when the write address is same as read. So, we set addr2 and addr3 to be 15 at the same time and set in to be 100. We then tried to read the value at 15, we are expecting to get 3600 but if race condition happened we would get 100. In our test case we got 3600, so there was no race condition. Furthermore, to ensure correctness we also re-read the value at 15 again(after two clock cycles) and it was 100 which is the value we wrote in (in).

(Figure 12) shows the result of running the testbench in waveform and console. It is important to note that the test bench that was created here was used to also test our original implementation of register file( reg\_file\_simple that reads and write in one clock cycle). While testing the simple register file, Test case 4 ( that test the race condition would always fail even though we have a clock in the register (we would get 100 instead

of 3600). So, for building the top module, reg\_file that uses two clock cycles was used to ensure correctness and prevent race condition.

# Part 3: The Top module

The top module we designed here represent the core of the microprocessor, we essentially used the ALU and the register file and connected them in a similar manner to what is shown in (Figure 1).




Figure 1: Top Module Design

Our top module is responsible for handlining different machine instruction. It a general manner it follows the instruction life cycle, it first fetch the instruction, decodes it, fetches operands, perform operation (calculate output), then it writes result to memory.

The code for the top module is shown in(Figure 13). We can say that the system that was designed consists of four main components as follows:

- 1) The ALU unit: An instance from the ALU module we built in part1. It is responsible for the actual execution of the instruction and outputting result.
- 2) The register file: An instance from the reg\_file module we built in part2. It represents main memory where the operands will be fetched from. The register file is synchronized with the clk input of the top module, so when there is a rising edge in the top module, there is the same rising edge in the reg\_file.

- 3) Internal Register: The registers are necessary for connecting all the components together and ensure correct flow of execution. Registers include (opcode, addr1, addr2, addr3, is\_valid, alu\_output, out1, out2, buffer). As for the register\_file its inputs are is\_valid, addr1, addr2, addr3 and alu\_output (as the (in) argument). For the ALU, its inputs are out1, out2 (that represents operands A, B respectively), the buffer that is connected to the opcode input of ALU and the alu\_output register is connected to the result output of ALU.
- 4) Buffer: Buffer can be seen simply as a register. The importance of it lies in synchronizing the components, especially the ALU combinational circuit with the register file sequential circuit. In the ALU unit, as will be seen in the next section, the opcode usually arrive before the register values (operands), thus we added buffer (with one clock cycle delay) for the opcode.

The result of top module is assigned to be the (alu\_output) at all times.

#### A demonstration of how it works

The system we designed here is a sequential circuit that has two states. The first state is the read state where we fetch the operands from memory to perform calculation on. The second state is the write state where we write the result to the memory.

To demonstrate how the system work, we will take this example of performing a simple instruction to add elements at 1 and 2 and store output in 3. The following waveform (Figure 2) shows the changes in the values at each clock cycle:




Figure 2: Demonstration of add operation

At (state =0): At the first rising edge of the clock cycle (at 50ns), we notice that the instruction is read and decoded (using a task that was created- discussed in next section). As a result of decoding, the opcode register now holds value of 1 (equivalent to add opcode), addr1 has the address of first operand, addr2 has the address of second operand and addr3 has the address of where the result would be saved. Now the opcode is checked if it is valid or not, in this case it is so the valid opcode reg is set to 1. Setting this to 1 means that it enables the register file to start its reading process. The register file starts reading form memory and by the end of the first clock cycle / start of the next the operands are fetched and ready. Now state is set to 1. Now note hardware is inherently parallel, so all the latter is happening at the same time (so state 0 changes to 1 as soon as the posedge clk is encountered, it doesn't wait for decoding the instruction or checking opcode).

At (state =1) At the second rising edge of the clock cycle (at 150ns), we notice that the operands are ready in out1 and out2. In this state we set the value of buffer(which is the register connected to ALU opcode input) to the actual value of the opcode. Since ALU is a combinational circuit we can notice as soon as the buffer value is set to 1(add opcode), the result shows in the alu\_output and thus the result. Since the reg\_file is synchronized which the top\_module, in the second clock cycle the reg\_file starts writing the result to the memory and by the end of the second clock cycle the output is written to the reg\_file memory. And now the state is reset to 0.

# **Design notes**

# 1. The use of tasks and functions:

Tasks and functions in behavioral modeling provide more readability and easier code management. We know tasks are more general than functions and that functions can only model purely combinational calculations. We utilized that in our design by creating a task to decode instruction and a function to determine if the opcode is valid or not. These are shown in the (Figure 3) below:

```
// Task to decode; fill addresses registers and opcode register from instruction
task decode_instruction;
               addr1
addr2
                             = instruction[10:6];
= instruction[15:11];
                addr3
                              = instruction[20:16];
                // remaining bits are unused
           endtask
            // function to find if valid opcode or not
           // parameter of alu opcodes to check if valid
               parameter add=1, sub=6,abs=13, negative_a=8,max=7, min=4,avg=11, not_a=15, or_ab=3, and_ab=5, xor_ab=2;
                 // Check if the opcode matches using a case statement
               case (op_code)
   add:
                                  is_valid_opcode = 1;
                        sub: is_valid_opcode = 1;
: is_valid_opcode = 1;
negative_a: is_valid_opcode = 1;
                    abs:
                        max:
                                      is_valid_opcode = 1;
is_valid_opcode = 1;
                         min:
                         avg:
                                       is_valid_opcode =
                        not_a:
or_ab:
and_ab:
                                      is_valid_opcode = 1;
is_valid_opcode = 1;
                                      is_valid_opcode = 1;
                                      is_valid_opcode = 1;
                         xor ab:
                         default:
                                      is_valid_opcode = 0; // zero for all other codes
           endfunction
```

Figure 3: Decode Instruction task and Valid Opcode function

The decode instruction task basically fills the 4 registers from the instruction array (op\_code, addr1, addr2, addr3) based on the specified bits that was provided in design specification. On the otherhand, the is\_valid\_opcode function has one input which is the opcode(that was decoded) and return a value of 1 or 0 depending if it is valid or not.

# **Part 4: Testing The Top module**

An important aspect of this project is the testing of the design. A testbench was created it contains an instance of the (module mp\_top) that contains an instance register file and an instance of the ALU.

Machine instructions were supplied to the (mp top) module are in the following format:

- The first 6 bits identify the opcode
- The next 5 bits identify first source register
- The next 5 bits identify second source register
- The next 5 bits identify destination register
- The final 11 bits are unused

(Figure 14) shows a snippet of the testbench code. First, we defined registers (clk and instruction) as inputs to the (mp\_top) instance and wire for the result output of the instance. We then defined integers:

- 1) i which is a loop control variable
- 2) number of testcases
- 3) passed variable to count how many passed
- 4) **failed** variable to count how many failed.
- 5) **decimal** which is a flag to decide if result of operation is displayed in decimal or hexadecimal. For easier reading, instructions that resulted in arithmetic results were printed in decimal format and instructions with logical results were printed in hexadecimal format.

Also, we defined **reg expected** that has the expected value for each instruction. The purpose is to try and make the testbench more generic.

We supplied different machine instructions and tested output inside a loop. At the start of the loop, we first wrote to the console the time (when the instruction arrived) and we wrote the test case number. Then we have used a case statement to specialize each test case (to supply different machine instruction). For the example below(Figure 4), we set the instruction to be the subtraction of element2 from element 1 and put the result in elemnt1. We then set the expected value to the result that we manually calculated to compare with later. We then wrote to the console what the instruction does and formatted it (see Figure 4).

```
//make a loop for test cases --> I tried to make it generic here using a loop
for (i = 1; i < num_test_cases+1; i = i + 1) // note 1 started from 1
begin
// display test case number
%write("\tTime: %5fons >>", $time);
%write("\tTest Case %2d >>", i);

// please note many of the instructions I tested depend on each other, so I used the result of the past operation.
//This is to better check results and ensure correct reading and writing.

// please note many of the instruction for each instruction, this part is specifized for each instruction, so I used case statement
// set instruction and print description for each instruction, this part is specifized for each instruction, so I used case statement
case (1)

// set instruction = 32 'hll046; // sub: element1 = element1- element2
expected= -32'd7024;
%write( %5formatf ("%-60s", " (sub: element1 = element2) >>")); // write description, sformatf here used to make description align
decimal=1;
end
```

Figure 4: Test case 1 in top module and loop definition

After the end case statemen, we first wrote the expected output in decimal or hex depending on flag value. We then checked if result matches the expected (that we set for each instruction), if it does we increment passed and if not we increment failed (see Figure 5). The testbench I created has 16 test cases or instructions that were supplied and tested, the description of each and how they were encoded is showed in appendix B.

Figure 5: Comparing result with expected

At the end of the test bench we printed the summary, all the test cases that were tried passed successfully. Note that each instruction in our design takes two clock cycles and the result was compared by the end of the two clock cycles.

# **Design Features**

To evaluate any design there are two important questions:

# Did we meet design specifications?

To answer the first question, we have designed an efficient top module that has an instruction input, clk input and has a result output. We can clearly see that through the test bench and wave forms that all test cases passed. This means that design is working correctly and efficiently; it takes an instruction, decodes it, successfully calculate result and saves that result in memory. We also made sure to deal with possible race conditions and allowed reading and writing result at the same memory address.

# And how efficient is the design?

There are two aspects we can use to answer this: time and system complexity. As for the time, we refer to time of executing each instruction. In our system a full instruction needs two clock cycles to execute, to successfully read and write. This is relatively efficient, two clock cycles is not a heavy or large time, especially considering that we are reading from a memory like module, no pipelining is used and also race condition is prevented. As for the complexity, the system is manageable. It was designed in a modular way, so each component is designed and tested on its own and then they were used to construct the top-module. The top module itself is not complicated because it consists of multiple small components and it is clear to test, view and assemble.

#### Other good feature is design

The top module and all other modules in design were carefully designed and were made to be flexible. Modifications and scalability were thoughtfully considered. That's why we can see efficient use of parameters and variables. Building the design in a modular way and the testing at each stage allowed us to ensure correctness and create a clear design. Also, the efficient use of tasks and functions allowed the design to be more flexible, readable, and adjustable, especially for future uses and modifications for example using a 64-bit instruction, or changing to 8 addresses bits, or using 25 as opcode for add rather than 1.

# **Conclusion**

In conclusion, this project gave us an overview of the whole design process start to finish. It demonstrated the importance of using hardware description languages to test our design and ensure correctness before implementing the actual hardware design. It was also evident throughout the project how design requirements influence design decisions, for example when designing the register file, we had to design it with the specific inputs and outputs provided. We were able also to investigate potential issues that arise like race condition and tried to find sensible ways to deal with these issues. Additionally, using sequential logic to execute different machine instructions gave us a clearer way of how this process is actually done in a real microprocessor or computer.

Throughout the project we were able to use the powerful feature especially the behavioral Verilog logic and the testbenches to implement different modules and test them. The use of tasks, functions and parameters were also efficiently used in the design. All of this allowed us to eventually create a correct design, that meets the design specifications.

# **Appendix A: Screen Shots**

#### The ALU:

```
The ALU full module.
27 module alu (opcode, a, b, result );
             // define parameters for lengths
30
             parameter data_width = 32,opcode_length=6;
31
32
             input signed [opcode_length-1:0] opcode; // inputs and outpust are signed here input signed [data_width-1:0] a, b; output reg signed [data_width-1:0] result;
34
35
36
37
38
             //define parametrs for operations parameter add=1, sub=6,abs=13, negative_a=8,max=7, min=4,avg=11, not_a=15, or_ab=3, and_ab=5, xor_ab=2;
39
             //perform correct operation
              always @(*)
40
41
            begin
42
                   case (opcode)
43
44
                                      result = a+b;
                       add:
                       sub:
                                      result = a-b;
                                      result = (a < 0) ? -a : a;
45
                       abs:
46
                       negative_a: result = -a;
                                      result = (a > b ) ? a : b;
result = (a < b ) ? a : b;
47
                       max:
48
                       min:
                                      result = (a+b) \gg 1; // a+b/2, we used shift to take only integer part
49
50
51
52
                       avg:
                                      result = (and) >> 1, // and/2 , we used
result = a | b; // bitwise operations
result = a & b;
result = a ^ b;
                       not a:
                       or_ab:
and_ab:
53
54
55
56
57
                        xor_ab:
                       default:
                                      result = 0:
                  endcase
59
       endmodule
```

Figure 6: ALU code

```
65 ₹ module alu_tb;
          // parameters
parameter data_width = 32, opcode_length = 6;
//define parametrs for operations
          parameter add=1, sub=6,abs=13, negative_a=8,max=7, min=4,avg=11, not_a=15, or_ab=3, and_ab=5, xor_ab=2;
          // inputs
                       of alu
         reg signed [opcode_length-1:0] opcode; reg signed [data_width-1:0] a, b;
          // outputs of alu
         wire signed [data_width-1:0] result;
          reg signed [data width-1:0] expected=0;
         // Instantiate alu module alu unit (opcode, a , b, result);
          // Test cases
          initial
              beain
                   // Test case 1 opcode = add;
                   a = 10;
b = 5;
                   b = 5;
expected = 32'd15;
#10ns;
#urite("Time:%0d, Operation: %4d (add), A:%4d, B:%4d, Expected: %4d, Result: %4d", $time, opcode, a, b,expected, result);
                   #10ns;
```

Figure 7: ALU testbench-testcase1




Figure 8: Test Bench for ALU waveform

# The reg file:

```
| module reg_file_simple (clk, valid_opcode, addr1, addr2, addr3, in , out1, out2);
| define parameters for the memory | parameter data_width = 32, address_width = 5;
| parameter data_width = 32, address_width = 5;
| define inputs in terms of parameters | input clk; input valid_opcode; // this is like an enable | input (laddress_width-1):0] addr1, addr2, addr3; input signed [(data_width-1):0] out1, out2;
| define memory in terms of parameters | reg [(data_width-1):0] out1, out2;
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<address_width)-1)]; // equivalent to: reg [31:0] memory [0:31];
| define memory in terms of parameters | reg [(data_width-1):0] memory [0:(l<<a dress_width)-1)]; // equivalent to: reg [31:0] memory [0:31:0] memory [0:3
```

Figure 9: reg\_file\_simple code

Figure 10: reg\_file two state code

```
// Start Test cases initial begin
// Test case 1 : test reading valid_opcode<=1; addr1 <= 0; addr2 <= 1; addr3 <= 2;
                                       addr3 = 2; in <= 32'606; #26ns; // after two clock cycles #26ns; // after two clock cycles $display("ime:\dd ns, Valid Opcode: \land ddr1: \land -2d, Addr2: \land -2d, Addr3: \land -2d, In: \land -8d, Outl: \land -8d, Out2: \land -8d", \stime, valid opcode. addr1, addr2, addr3, in, outl, out2); if(outl== 32'dd && out2==32'dd616) $display("readig correct"); \land display("readig correct");
                                       // Test case 2: test writing
valid_opcode<=1;
addr1 <= 2: /now out 1 should be 50
addr2 <= 3;
addr3 <= 4;
in <= 32 ddo;
#20ns; // after two clock cycles
$display("Time:%dd ns, Valid Opcode: %ld, Addr1: %-2d, Addr2: %-2d, Addr3: %-2d, In: %-8d, Out1: %-8d, Out2: %-8d", $time,
valid_opcode, addr1, addr2, addr3, in, out1, out2);
if(out1== 32 d50)
$display("writing correct");
else
                                        else sdisplay("writing incorrect");
                                        // Test case 3 : test valid opcode
valid_opcode<=0;
// check if values don't change with change of addresses and valid is zero
addrl <= 10;
addr2 <= 11;
addr3 <= 12*
                                        addr2 <= 1;
addr3 <= 12;
#20ns; // after two clock cycles
$display("ime:\dd ns, Valid Opcode: \land Addr1: \land -2d, Addr2: \land -2d, Addr3: \land -2d, In: \land -8d, Out1: \land -8d, Out2: \land -8d", stime,
valid opcode, addr1, addr2, addr3, in, out1, out2);
if(out1= 32'd50 && out2== 32'd1054);
$display("valid opcode is correct");
else

$display("valid opcode is incorrect");
                                           // Test case 4 : test reading and writing at same place
                                       // Test case 4 : test reading and writing at same place
valid_opcodec=[;
// check if values don't change with change of addresses and valid is zero
addr1 c= 10;
addr2 c= 15;
// has 3600
addr3 c= 15;
in <= 32'd100;
#20ns; // after two clock cycles
$display("Time:%0d ns, Valid Opcode: %1d, Addr1: %-2d, Addr2: %-2d, Addr3:
valid_opcode, addr1, addr2, addr3, in, outl, out2);
if(out2== 32'd3600); from same place ").</pre>
                                                                                                                  code: %ld, Addrl: %-2d, Addr2: %-2d, Addr3: %-2d, In: %-8d, Outl: %-8d, Out2: %-8d", $time,
                                                    $display("correct from same place ");
                                         else
  $display("race condition");
                                        // read value at 15 again
#20ns; // after two clock cycles
sdisplay("inme:%0d ns, Valid Opcode: %ld, Addrl: %-2
valid opcode, addrl, addr2, addr3, in, outl, out2);
if(out2== 32'd100)
sdisplay("correct from same place");
else
                                                                                                                  code: %ld, Addrl: %-2d, Addr2: %-2d, Addr3: %-2d, In: %-8d, Outl: %-8d, Out2: %-8d", $time,
                                        else
  $display("race condition");
                                        #100;
$finish; // terminate simulation
```

Figure 11: reg file test cases




Figure 12: reg\_file testbench waveform

# The top module:

```
499 ₹ module mp_top (clk, instruction , result );
// define parameters
          parameter data_width = 32, address_width = 5, opcode_length = 6;
          input [data_width-1:0] instruction; // this is the instruction register
          output reg [data_width-1:0] result;
          //define these values to connect components together reg [opcode_length-1:0] op_code; // 6 bits for opcode reg [address_width-1:0] addr1, addr2, addr3; // 5 bits for each address
          //inistintiate reg file
          reg isValid =0;
          reg [data width-1:0] alu output;
          reg [data_width-1:0] out1, out2;
          reg_file reg_unit (clk, isValid, addr1, addr2, addr3, alu_output , out1, out2);
          //inistintiate ALU
          reg [5:0] buffer;// a buffer for the opcode before it goes to ALU
          alu alu_unit(buffer, out1, out2, alu_output);
          assign result = alu_output; // the result of alu is always the result
          // make it into a 2 state machine, one state for reading and one state for writing
          reg state=0;
           always @(posedge clk)
              begin
                   if(state==0) // fetch operands state
                           decode_instruction; // this is a task to decode the instruction
                            isValid <= is_valid_opcode(op_code); // use this function to check if opcode is valid</pre>
                           state=1; // next state
                        end
                   else if(state==1) // compute the output and write result state
                       begin
                           buffer<= op_code;// buffer is the register connected to alu (opcode is also a register )
                            state=0;// return to intial state
                       end
              end
547
```

Figure 13: top\_module code

```
/***** main test bench for top module start here ******/
5935594
5935594
5955596
600601
6022
6036604
605606
607608
60961
61161
6126
613661
614661
61561
6162
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
623662
              module tb_mp_top;
                                     // reg for inputs
reg clk;
reg [31:0] instruction;
                                     // wires for output
wire [31:0] result;
                                     // get instance from top
mp_top top_module (clk, instruction, result);
                                    // set the clk change values with time
always #5ns clk = ~clk; // a full clock cycle is 10ns
                                     // Initial statements initial
                                             begin
                                                                                   instruction = 0;
                                     // define variable
integer i=1, passed=0, failed=0,num_test_cases =16;
reg [31:0] expected;
                                     integer decimal=0; // this is just a flag for printing
                                    // Run Test Cases
initial
begin
#5ns;
instruction = 32'h0;
#20ns;
$display("\n Arithmetic outputs are in decimal , Logical outputs are in hexadecimal. ");
$display("\n Time printed is time when instruction arrived (every instruction needs two clock cyles which equal to 20ns in this testbench). Result is compare
                                                    //make a loop for test cases --> I tried to make it generic here using a loop
for (i = l; i < num_test_cases+l; i = i + l) // note i started from I
begin
// display test case number
Swrite("\times \Sdns >>", \Stime);
Swrite("\tiTest Case \22d >>", i);
                                                                                   //please note many of the instructions I tested depend on each other, so I used the result of the past operation. //This is to better check results and ensure correct reading and writing.
                                                                                  //set instruction and print description for each instruction, this part is specilized for each instruction, so I used case statement case (1)

1:begin
instruction = 32'h11046; // sub: element1 = element2
expected= -32'd7024;
Swrite( $sformatf ("%-60s", " (sub: element1 = element2) >>"}); // write description, sformatf here used to make description align /print output as decimal decimal=1; end
                                                                                                                2:begin
instruction = 32'h001F004D; // abs: element 31 = abs value of element1
expected= 32'd7024;
Swrite( $sformatf ("%-60s"," (abs: element 31 = abs value of element1) >>")); // write description
//print output as decimal
decimal=1;
```

Figure 14: top module testbench code snippet

# **Appendix B: Machine instructions**

description	Unused bits (MSB)	addr3 in decimal	addr3 in bina	addr2 in decimal	addr2 in	addr1 in decimal	add1 in	opcode in		in binary	in hex	Expected output in decimal	
sub: element1 = element1- element2	0000000000	1	00001	2	00010	1	00001	6	000110	0000000000000010001000001000110	00011046	-7024	
abs: element 31 = abs value of element1	0000000000	31	11111	0	00000	1	00001	13	001101	000000000011111000000001001101	001F004D	7024	
max: element 31 = max( element 31, element 30)	0000000000	31	11111	30	11110	31	11111	7	000111	000000000011111111111111111111111111111	001FF7C7	8724	
add: element 23 = element23+ element23	0000000000	23	10111	23	10111	23	10111	1	000001	0000000000101111011110111000001	0017BDC1	10268	
min: element 20 = min( element21, element23)	0000000000	20	10100	23	10111	21	10101	4	000100	0000000000101001011110101000100	0014BD44	10268	
avg: element 14 = avg( element6, element5)	0000000000	14	01110	5	00101	6	00110	11	001011	0000000000011100010100110001011	000E298B	9608	
8 negative: element 18 = - element18	0000000000	18	10010	0	00000	18	10010	8	001000	0000000000100100000010010001000	00120488	-9860	
and: element 10 = element0 & element11	0000000000	10	01010	11	01011	0	00000	5	000101	000000000001010010110000000101	000A5805	0	0
or : element 27 = element12   element11	0000000000	27	11011	11	01011	12	01100	3	000011	0000000000110110101101100000011	001B5B03	15350	3BF6
xor : element 24 = element26 ^ element25	0000000000	24	11000	25	11001	26	11010	2	000010	0000000000110001100111010000010	0018CE82	2690	A82
not: element 2 = ~ element 3	0000000000	2	00010	0	00000	3	00011	15	001111	000000000000010000000011001111	000200CF	-11255	FFFFD409
13													
sub: element17 = element16- element15	0000000000	17	10001	15	01111	16	10000	6	000110	0000000000100010111110000000110	00117C06	7270	
and: element 6 = element4 & element 5	0000000000	6	00110	5	00101	4	00100	5	000101	0000000000001100010100100000101	00062905	6784	1A80
xor : element 25 = element26 ^ element27	0000000000	25	11001	27	11011	26	11010	2	000010	0000000000110011101111010000010	0019DE82	12156	2F7C
add: element 13 = element7+ element8	0000000000	13	01101	8	01000	7	00111	1	000001	0000000000011010100000111000001	000D41C1	27010	
min: element 16 = min( element15, element13)	0000000000	16	10000	13	01101	15	01111	4	000100	0000000000100000110101111000100	00106BC4		
19													
add: element 3 = element1+ element2	00000000000	3	00011	2	00010	1	00001	1	000001	0000000000000110001000001000001	00031041	16256	

Table 2: Machine instructions used