Assignment-2
Sarang Pramod Choudalwar VLSI Architecture 2020ht01012 (2020ht01012@wilp.bits-pilani.ac.in)

Problem statement: -

A 32 bit single cycle mips processor needs to be designed for executing the following predefined instructions.

Designers thoughts/Observations/Assumptions:-

- Problem statement specify all instruction to be executed to be of type either r or I type instruction. There is no unconditional jump instruction is present, hence the hardware design of the jump instruction is being skipped in the Verilog implementation.
- The Data path and control unit considered for this problem statement is given below-




FIGURE 4.17 The simple datapath with the control unit. The input to the control unit is the 6-bit opcode field from the instruction. The outputs of the control unit consist of three 1-bit signals that are used to control multiplexors (RegDst, ALUSrc, and MemtoReg), three signals for controlling reads and writes in the register file and data memory (RegWrite, MemRead, and MemWrite), a 1-bit signal used in determining whether to possibly branch (Branch), and a 2-bit control signal for the ALU (ALUOp). An AND gate is used to combine the branch control signal and the Zero output from the ALU; the AND gate output controls the selection of the next PC. Notice that PCSrc is now a derived signal, rather than one coming directly from the control unit. Thus, we drop the signal name in subsequent figures.

- In this architecture all the instruction are of 32 bit and contains all the information needed for executing the operation of the system.
- Each instruction needs to be manually decoded and then the logic for implementation needs to be thought of.
- The table below shows the instruction format for all the possible instruction format.

Name			Fie	lds	Comments		
Field size	6 bits	5 bits	5 bits	5 bits	5 bits	6 bits	All MIPS instructions are 32 bits long
R-format	ор	rs	rt	rd	shamt	funct	Arithmetic instruction format
I-format	ор	rs	rt	add	ress/imme	diate	Transfer, branch, imm. format
J-format	ор		ta	rget addre	SS		Jump instruction format

- The instruction consist of opcode source register, target register, destination register(only r-type), shift amount (only r-type), function field (only r-type), address/immediate value (only I-format), target address(only j-format).
- The values of the opcode can be decoded using the below table-

op(31:26)												
28–26	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)				
31–29												
0(000)	R-format	Bltz/gez	jump	jump & link	branch eq	branch ne	blez	bgtz				
1(001)	add immediate	addiu	set less than imm.	set less than imm. unsigned	andi	ori	xori	load upper immediate				
2(010)	TLB	F1Pt										
3(011)												
4(100)	load byte	load half	lwl	load word	load byte unsigned	load half unsigned	lwr					
5(101)	store byte	store half	swl	store word		_	swr					
6(110)	load linked word	lwc1										
7(111)	store cond. word	swc1										

• The value of registers can be decoded using the below table-

Name	Register number	Usage	Preserved on call?
\$zero	0	The constant value 0	n.a.
\$v0-\$v1	2–3	Values for results and expression evaluation	no
\$a0-\$a3	4–7	Arguments	no
\$t0-\$t7	8–15	Temporaries	no
\$s0 - \$s7	16–23	Saved	yes
\$t8-\$t9	24–25	More temporaries	no
\$gp	28	Global pointer	yes
\$sp	29	Stack pointer	yes
\$fp	30	Frame pointer	yes
\$ra	31	Return address	yes

• The value of function field can be decoded using the below table-

op(31:26)=000000 (R-format), funct(5:0)														
2–0	0(000)	1(001)	2(010)	3(011)	4(100)	5(101)	6(110)	7(111)						
5–3														
0(000)	shift left logical		shift right logical	sra	sllv		srlv	srav						
1(001)	jump register	jalr			syscall	break								
2(010)	mfhi	mthi	mflo	mtlo										
3(011)	mult	multu	div	divu										
4(100)	add	addu	subtract	subu	and	or	xor	not or (nor)						
5(101)			set l.t.	set l.t. unsigned										
6(110)														
7(111)														

• The given instruction is decoded into different parts using below table.

Instruction	ОР			RS					RT				RD					SHAMT					FUNCT						
add	0 0	0	0	0	0	1	0	0	1 0	1	0	0	1	1	1	10001		1	0	0	0	0 0)	1 () (0 0	0	0	
\$s1,\$s2,\$s3	- 00	()					18				19)	0 - 00 0 - 35			17	150			- 10	0	- 00	16	78		32		50 - 55
L., C-1 20/C-21	10	0	0	1	1	1	0	0	1 0	1	0	0	0	1	0	0	0	0	0	0	0	0	0 0) () 1	L	0 1	0	0
lw \$s1,20(\$s2)	35				18				17										20)						-6			
sw	10	1	0	1	1	1	0	0	1 0	1	0	0	0	1	0	0	0	0	0	0	0	0	0 0) () 1	L	0 1	0	0
\$s1,20(\$s2)		4	3			18				17			20																
nor	0 0	0	0	0	0	1	0	0	1 0	1	0	0	1	1	1	0	0	0	1	0	0	0	0 0)	1 () (0 1	1	1
\$s1,\$s2,\$s3	8/8 8/8	()		nie z	5 - 53 5 - 70		18		3 2	8	19)	8 V2			17	756			. 138	0	878		138	78	39		08 VX
1 64625	0 0	0	1	0	0	1	0	0	0 1	1	0	0	1	0	0	0	0	0	0	0	0	0	0 0) (0) (0 1	0	1
beq \$s1,\$s2,5		4				17				18								5											
NOD	0 0	0	0	0	0	0	0	0	0 0	0	0	0	0	0	0	0	0	0	0	0	0	0	0 0) (0) (0 0	0	0
NOP		()					0				0					0			_		0	-				0		

• The ALU required for this implementation performs function according to the below control lines


ALU control lines	Function
0000	AND
0001	OR
0010	add
0110	subtract
0111	set on less than
1100	NOR

• The Table below shows the how the alu control input is driven using the alu op and the function field

Instruction opcode	ALUOp	Instruction operation	Funct field	Desired ALU action	ALU control input
LW	00	load word	XXXXXX	add	0010
SW	00	store word	XXXXXX	add	0010
Branch equal	01	branch equal	XXXXXX	subtract	0110
R-type	10	add	100000	add	0010
R-type	10	subtract	100010	subtract	0110
R-type	10	AND	100100	AND	0000
R-type	10	OR	100101	OR	0001
R-type	10	set on less than	101010	set on less than	0111

• The Main controller unit is implemented using the following diagram and truth table

Implementation: Main Control Block



- The instruction and data memory are assumed to capable of writing and reading the data in the same cycle.
- Individual unit processing time is considered too small to be negligible.
- The code is not synthesized and its assumed that it is only for the simulation purpose.

Codes of different modules –

1. Top module for 32 bit mips processor

```
/**********
* Author - Sarang Pramod Choudalwar
* VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - mips32.sv
* Function - Act as a top layer for 32 bit
* Single Cycle MIPS processor.
* Language Used - System Verilog
************
`timescale 1ns/1ns
`include "data memory.sv"
`include "reg file.sv"
`include "instruction memory.sv"
`include "alu.sv"
`include "main controller.sv"
`include "mux32.sv"
`include "mux5.sv"
`include "shift left2.sv"
`include "sign extender.sv"
`include "alu adder32.sv"
`include "alu controller.sv"
module mips32 (input clk,
            input reset,
            output[31:0] alu out);
 reg[31:0] pc current;
 reg[31:0] pc next;
 wire[31:0] wire_pc_next;
 wire[31:0] wire pc adder out;
 wire[31:0] wire instruction;
 wire[5:0] wire opcode;
 wire
       wire rst;
 wire wire reg dest;
       wire alu src;
 wire
       wire mem to reg;
 wire
        wire reg write;
 wire
 wire
          wire mem read;
```

```
wire
        wire mem write;
        wire branch;
wire
wire[1:0] wire alu op;
wire[5:0] wire op;
wire[4:0] wire rs;
wire[4:0] wire rt;
wire[4:0] wire rd;
wire[15:0] wire instruction remain;
wire[31:0] wire read reg data 1;
wire[31:0] wire read reg data 2;
wire[4:0] wire mux5 out;
wire[5:0] wire function;
wire[31:0] wire sign extended value;
wire[31:0] wire mux32 unit1 out;
wire[3:0] wire alu ctrl;
wire[31:0] wire alu result;
wire
           wire zero;
wire[31:0] wire data mem read data;
wire[31:0] wire mux32 unit2 out;
wire[31:0] wire shifted value;
wire[31:0] wire alu adder32 out;
           wire branch if zero;
wire
always @(posedge clk)
  begin
    if (reset)
     begin
        pc current = 32'd0;
        pc next = pc current+4;
      end
    else
      begin
        pc current =pc next;
        pc next = pc current+4;
      end
  end
instruction memory instruction memory unit(.read address(pc current),
                                            .instruction(wire instruction),
                                            .reset (reset),
                                            .clk(clk));
assign wire op = wire instruction[31:26];
```

```
assign wire rs = wire instruction[25:21];
assign wire rt = wire instruction[20:16];
assign wire rd = wire instruction[15:11];
assign wire instruction remain = wire instruction[15:0];
main controller main controller unit (.opcode (wire op),
                    .rst(reset),
                    .reg dest(wire reg dest),
                    .alu src(wire alu src),
                    .mem to reg(wire mem to reg),
                    .reg write(wire reg write),
                    .mem read(wire mem read),
                    .mem write (wire mem write),
                    .branch(wire branch),
                    .alu op(wire alu op),
                    .clk(clk));
mux5 mux5 unit(.mux out(wire mux5 out),
               .a(wire rt),
               .b (wire rd),
               .sel(wire reg dest));
register file register file unit(.clk(clk),
                       .rst(reset),
                       .reg write (wire reg write),
                       .write reg addr(wire mux5 out),
                       .write reg data(wire mux32 unit2 out),
                       .read reg addr 1 (wire rs),
                       .read reg data 1 (wire read reg data 1),
                       .read reg addr 2 (wire rt),
                       .read reg data 2 (wire read reg data 2)
                );
assign wire function = wire instruction remain[5:0];
sign extender sign extender unit (.invalue (wire instruction remain),
                       .outvalue(wire sign extended value));
mux32 mux32 unit 1(.mux out(wire mux32 unit1 out),
                    .a (wire read reg data 2),
                    .b (wire sign extended value),
                    .sel(wire alu src));
```

```
alu controller alu controller unit (.alu op (wire alu op),
                                    .func code (wire function),
                                    .alu ctrl (wire alu ctrl),
                                    .reset (reset),
                                    .clk(clk));
alu alu unit (.main alu input a (wire read reg data 1),
             .main alu input b(wire mux32 unit1 out),
             .alu control(wire alu ctrl),
             .result(wire alu result),
             .zero(wire zero),
             .reset(reset),
             .clk(clk));
data memory data memory unit (.data memory read data (wire data mem read data),
                              .data memory address (wire alu result),
                              .data memory write data(wire read reg data 2),
                              .mem write (wire mem write),
                              .mem read(wire mem read),
                              .rst(reset),
                              .clk(clk));
mux32 mux32 unit 2(.mux out(wire mux32 unit2 out),
                    .a(wire alu result),
                    .b (wire data mem read data),
                    .sel(wire mem to req));
shift left2 shift left2 unit(.shift out(wire shifted value),
                              .value(wire sign extended value));
alu adder32 alu adder32 unit(.alu out(wire alu adder32 out),
                              .alu in pc next(pc next),
                              .alu in shift 2(wire shifted value));
and and unit (wire branch if zero, wire branch, wire zero);
mux32 mux32 unit3(.mux out(wire pc next),
                   .a(pc next),
                   .b (wire alu adder32 out),
                   .sel(wire branch if zero));
always @(*)
 begin
 pc next <= wire pc next;</pre>
```

VLSI Architecture

```
end
  assign alu out = wire alu result;
endmodule
2.Instruction memory
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - instruction memory.sv
* Function - 32 bits MIPS Instruction memory
* implementation.
* using different read and write port.
* Language Used - System Verilog
***********
//instruction memory
`timescale 1ns/1ns
module instruction memory(output[31:0] instruction,
                        input[31:0] read address,
                        input reset,
                        input clk
                       ):
  reg[31:0] instruction;
 wire[7:0] temp addr;
 reg[31:0] data[63:0];
  integer i;
  always @(posedge clk or reset)
   begin
     if(reset)
       begin
         data[0]=32'b000000100101010111000100000100000; //add $s1,$s2,$s3
         data[1]=32'b1000111001010001000000000010100; //lw $s1,20($s2)
         data[2]=32'b1010111001010001000000000010100; //sw $s1,20($s2)
         data[3]=32'b00000010010100111000100000100111; //nor $s2,s2,s3
         data[4]=32'b000100100011001000000000000101; //beq $s1,$s2,5
```

```
for (i=5;i<64;i=i+1)</pre>
          begin
            end
     else
       instruction = data[read address[7:2]];
   end
endmodule
3.Main controller-
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - alu.sv
* Function - Main controller Implementation
* Responsible for generating diffent control
* signals required for entire system to work.
* Language Used - System Verilog
***********
`timescale 1ns/1ns
module main controller(input[5:0] opcode,
                    input rst,
                    output reg dest,
                   output alu src,
                   output mem to req,
                   output reg write,
                   output mem read,
                   output mem write,
                   output branch,
                    output[1:0] alu op,
                    input clk
```

```
);
reg reg dest;
reg alu src;
reg mem to reg;
reg reg write;
reg mem read;
reg mem_write;
reg branch;
reg[1:0] alu op;
always@(*)
 begin
   if (rst)
     begin
                    = 1'b0;
         reg dest
         alu src
                    = 1'b0;
         mem to reg = 1'b0;
         reg write = 1'b0;
         mem read = 1'b0;
         mem write = 1'b0;
                   = 1'b0;
         branch
         alu op
                    = 2'b00;
     end
    else
    case (opcode)
     6'b000000:
       begin
         reg dest
                    = 1'b1;
         alu src
                    = 1'b0;
         mem to req = 1'b0;
         reg write = 1'b1;
         mem read = 1'b0;
         mem\ write = 1'b0;
         branch
                    = 1'b0;
         alu op
                    = 2'b10;
       end
      6'b100011:
       begin
         reg dest
                    = 1'b0;
         alu src
                    = 1'b1;
         mem to req = 1'b1;
         reg write = 1'b1;
         mem read = 1'b1;
         mem write = 1'b0;
         branch
                    = 1'b0;
```

```
alu op = 2'b00;
        end
       6'b101011:
        begin
          reg dest = 1'b0;
          alu src
                    = 1'b1;
          mem to reg = 1'b0;
          reg write = 1'b0;
          mem read = 1'b0;
          mem write = 1'b1;
          branch = 1'b0;
          alu op = 2'b00;
        end
       6'b000100:
          begin
          req dest = 1'b0;
          alu src
                    = 1'b0;
          mem to reg = 1'b0;
          reg write = 1'b0;
          mem read = 1'b0;
          mem write = 1'b0;
          branch = 1'b1;
          alu op = 2'b01;
        end
       default:
        begin
          req dest = 1'b0;
          alu src
                    = 1'b0;
          mem to reg = 1'b0;
          reg write = 1'b0;
          mem read = 1'b0;
          mem\ write = 1'b0;
          branch = 1'b0;
          alu op = 2'b00;
        end
     endcase
   end
endmodule
4. mux with bit input bit width of 5
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
```

```
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - mux5.sv
* Function - multiplexer with 5 bit bus width.
* Language Used - System Verilog
`timescale 1ns/1ns
module mux5(output[4:0] mux out,
            input[4:0] a,
            input[4:0] b,
            input sel);
  assign mux out=(sel==0)?a:b;
endmodule
5.Register file
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - reg file.sv
* Function - Register file implementation
* with 2 read port and 1 write port.
* (32 different registers with 32 bit width
* is considered.)
* using different read and write port.
* Language Used - System Verilog
************
`timescale 1ns/1ns
module register file( input clk,
                    input rst,
                    //write port
                    input reg write,
                    input[4:0] write reg addr,
                    input[31:0] write reg data,
                    //read port 1
                    input[4:0] read reg addr 1,
                    output[31:0] read reg data 1,
                    //read port 2
```

```
input[4:0] read reg addr 2,
                   output[31:0] read reg data 2
                  );
reg[31:0] reg array[31:0]; //32 registers with 32 bit width
always @(*)
 begin
    if (rst)
      begin
        reg array[0] <= 32'b0;
        reg array[1] <= 32'b0;
        reg array[2] <= 32'b0;
        reg array[3] <= 32'b0;
        reg array[4] <= 32'b0;
        reg array[5] <= 32'b0;
        reg array[6] <= 32'b0;
        reg array[7] <= 32'b0;
        reg array[8] <= 32'b0;
        reg array[9] <= 32'b0;
        reg array[10] <= 32'b0;
        reg array[11] <= 32'b0;
        reg array[12] <= 32'b0;
        reg array[13] <= 32'b0;
        reg array[14] <= 32'b0;
        reg array[15] <= 32'b0;
        reg array[16] <= 32'b0;
        reg array[17] \leq 32'h30; //s1 = 30 hex
        reg array[18] \leq 32'h10; //s2 = 10 hex
        reg array[19] <= 32'h20; //s3 = 20 hex
        reg array[20] <= 32'b0;
        reg array[21] <= 32'b0;
        reg array[22] <= 32'b0;
        reg array[23] <= 32'b0;
        reg array[24] <= 32'b0;
        reg array[25] <= 32'b0;
        reg array[26] <= 32'b0;
        reg array[27] <= 32'b0;
        reg array[28] <= 32'b0;
        reg array[29] <= 32'b0;
        reg array[30] <= 32'b0;
        reg array[31] <= 32'b0;
      end
    else begin
      if(reg write)
```

```
begin
           reg array[write reg addr] = write reg data;
         end
     end
   end
  assign read reg data 1 = (read reg addr 1 == 0)? 32'b0 : reg array[read reg addr 1];
 assign read reg data 2 = (read reg addr 2 == 0)? 32'b0 : reg array[read reg addr 2];
endmodule
6. Sign extender
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - sign extender.sv
* Function - Sign extension of 16 bit value
* to 32 bit value.
* Language Used - System Verilog
***********
`timescale 1ns/1ns
module sign extender(input[15:0] invalue,
                   output[31:0] outvalue);
 assign outvalue = $signed(invalue);
endmodule
7.Mux with 32 bit input capacity
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - mux32.sv
* Function - 32 bit multiplexer.
```

```
* Language Used - System Verilog
************
`timescale 1ns/1ns
module mux32 (output[31:0] mux out,
           input[31:0] a,
           input[31:0] b,
           input sel);
 assign mux out=(sel==0)?a:b;
endmodule
8.Alu controller.
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - alu controller.sv
* Function - Alu controller generates the
* - opcodes for alu depending upon which ALU
* performs the operation - (arithmatic/logical)
* Language Used - System Verilog
***********
`timescale 1ns/1ns
module alu controller(input[1:0] alu op,
                 input[5:0] func code,
                    output[3:0] alu ctrl,
                   input reset,
                   input clk);
  reg alu ctrl;
 reg[7:0] alu control in;
 always @(*)
   begin
   alu control in={alu op,func code};
      casex(alu control in)
         8'b00xxxxxx: alu ctrl = 4'b0010; //2 Add lw/sw
```

```
8'b01xxxxxx: alu ctrl = 4'b0110; //2 sub beq
         8'b10100000: alu ctrl = 4'b0010; //6 Substract //fun
         8'b10100010: alu ctrl = 4'b0110; //2 Add //fun
         8'b10100100: alu ctrl = 4'b0000; //0 AND //fun
         8'b10100101: alu ctrl = 4'b0001; //1 OR //fun
         8'b10101010: alu ctrl = 4'b0111; //7 slt //fun
         8'b10100111: alu ctrl = 4'b1100; //12 nor //fun
   default: alu ctrl =4'b0000; // should not happen;
     endcase
   end
  always @(reset)
   begin
      alu ctrl = 4'b00000;
endmodule
9.Alu.
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - alu.sv
* Function - Implementation logic for 32 bit
* ALU. Support 6 - different type of operation.
* Language Used - System Verilog
`timescale 1ns/1ns
module alu(input[31:0] main alu input a,
          input[31:0] main alu input b,
          input[3:0] alu control,
          output[31:0] result,
          output zero,
         input reset,
         input clk);
  req zero;
  reg result;
  always@(*)
   if(reset)
```

VLSI Architecture

```
begin
       zero <= 1'b0;
       result <= 32'b0;
     end
   else
     begin
      case (alu control)
       4'b0000 : result <= main alu input a & main alu input b; // and
       4'b0001 : result <= main alu input a | main alu input b; // or
       4'b0010 : result <= main alu input a + main alu input b; // add
       4'b0110 : result <= main alu input a - main alu input b; // sub
       4'b0111 : result <= main alu input a < main alu input b ? 1'b1:1'b0; //set on less than
       4'b1100 : result <= ~(main alu input a | main alu input b); //nor
       default: result <= 0; //default
      endcase
       zero=(result==0)?1'b1:1'b0;
     end
endmodule
10.Data Memory
/**********
* Author - Sarang Pramod Choudalwar
* Subject - VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - data memory.sv
* Function - Data memory with possibility
* of reading and writing the data simultaneously
* using different read and write port.
* Language Used - System Verilog
*************
`timescale 1ns/1ns
module data memory(output[31:0] data memory read data,
                  input[31:0] data memory address,
                  input[31:0] data memory write data,
                  input mem write,
                  input mem read,
                  input rst,
                  input clk);
```

```
reg[31:0] data memory read data;
 reg[31:0] ram[63:0];
 integer i;
 always @(rst or posedge clk )
   begin
     if(rst)
        begin
          for (i=0;i<64;i=i+1)</pre>
            begin
              ram[i] <= 10;
            end
        end
   end
 always @ (mem write, mem read)
   begin
     if(mem write)
       begin
          ram[data memory address[7:2]] <= data memory write data;</pre>
        end
     if(mem read)
          data memory read data <=ram[data memory address[7:2]];</pre>
        end
   end
endmodule
```

11. Shift left 2 * Author - Sarang Pramod Choudalwar * Subject - VLSI - ARCHITECTURE * Bits-pilani - wilp - sem-2 * Roll number - 2020ht01012 * Module - shift left 2.sv * Function - shifts input by 2 bit to left * passes it to output * Language Used - System Verilog *********** `timescale 1ns/1ns module shift left2(output[31:0] shift out, input[31:0] value); assign shift out=value<<2;</pre> endmodule 12. 32 bit alu adder /********** * Author - Sarang Pramod Choudalwar * Subject - VLSI - ARCHITECTURE * Bits-pilani - wilp - sem-2 * Roll number - 2020ht01012 * Module - alu adder32.sv * Function - $\frac{1}{32}$ bit ALU adder * - used for calculating new pc address * in case of branch needs to be taken * Language Used - System Verilog

module alu adder32(output[31:0] alu out,

input[31:0] alu_in_pc_next,
input[31:0] alu in shift 2);


`timescale 1ns/1ns


```
assign alu out=alu in pc next+alu in shift 2;
endmodule
Test-bench
/**********
* Author - Sarang Pramod Choudalwar
* VLSI - ARCHITECTURE
* Bits-pilani - wilp - sem-2
* Roll number - 2020ht01012
* Module - testbench.sv
* Function - Testbench for single cycle mips.
* Language Used - System Verilog
************
`include "mips32.sv"
`timescale 1ns/1ps
module test mips();
  reg tb clk;
  reg tb reset;
 wire[31:0] tb alu result;
 mips32 mips32 unit(.clk(tb clk),
                    .reset(tb reset),
                    .alu out(tb alu result));
   initial begin
     $dumpfile("dump.vcd");
     $dumpvars();
   end
  initial
   begin
   tb clk=1;
   forever #10 tb clk = ~tb clk;
  end
  initial begin
   tb reset =1;
   @(posedge tb clk)
   tb reset =0;
 end
```


```
initial begin
  #200 $finish;
end
```


endmodule

Output of different instructions:- (Refer the red block for values of different internal signals)












//Memory[\$s2 + 20] = \$s1 (Red block shows the important signal values) 8 store word sw \$s1,20(\$s2) Verilog Display Tasks ← → C • edaplayground.com/x/agdU Getting Started with UVM FREE 1 hour webinar - April 28, 2021 playground UVM EDA × wire_function[5:0] 14 reg_dest branch mem_read mem_to_reg alu_op[1:0] mem_write alu_src mux_out[4:0] 11) read_reg_addr_1[4:0] 12) 10 ffff_ffcf read_reg_data_1[31:0] 10 2 13 read_reg_addr_2[4:0] 11) read_reg_data_2[31:0] reg_write write_reg_addr[4:0] 11 ffff_ffcf ffff_ffbf write_reg_data[31:0] 24 30 wire_instruction_remain[15:0] 14 8827 wire_sign_extended_value[31:0] 14 X ffff_8827 ffff_8820 wire_alu_op[1:0] wire_function[5:0] alu_ctr1[3:0] ffff_ffcf main_alu_input_a[31:0] 10 20 main_alu_input_b[31:0] 14) ffff_ffcf ffff_ffbf result[31:0] mem_read ffff_ffbf 30 ffff_ffcf data_memory_address[31:0] data_memory_read_data[31:0] data_memory_write_data[31:0] 20 alu_in_pc_next[31:0] fffe_2080 fffe_209c XXXXX_XXX alu_in_shift_2[31:0] 50 fffe_2084 alu_out[31:0] 5c fffe_20ac 28 24 wire branch wire_zero wire_branch_if_zero pc_current[31:0] Note: To revert to EPWave opening in a new browser window, set that option on your user page. result (3).zip Show all X ^ @ **② № Φ**) **♂** ENG 18:16 Type here to search






16 branch on equal beq \$s1,\$s2,5 //if (\$s1 == \$s2), execute nop (Red block shows the important signal values)



16 branch on equal beq \$s1,\$s2,5 //if (\$s1 == \$s2), execute nop (Red block shows the important signal values)



20 nop //no operation (Red block shows the important signal values)

