

MINI PROJECT



1. Introduction-Sorting Algorithm

A Sorting Algorithm is used to rearrange a given array or list of elements according to a particular order. The most frequently used orders are ascending or descending orders. Among these sorting algorithms Bubble Sort is the simplest sorting algorithm. This sorting algorithm is comparison-based algorithm in which each pair of adjacent elements is compared and the elements are swapped if they are not in order.

Working of Bubble Sort

Suppose we are trying to sort the elements in ascending order.

- First Iteration (Compare and Swap)
 - Starting from the first index, compare the first and the second elements.
 - If the first element is greater than the second element, they are swapped.
 - Now, compare the second and the third elements. Swap them if they are not in order.
 - The above process goes on until the last element.
- Remaining Iteration
 - The same process goes on for the remaining iterations.
 - After each iteration, the largest element among the unsorted elements is placed at the end.
 - In each iteration, the comparison takes place up to the last unsorted element.
 - The array is sorted when all the unsorted elements are placed at their correct positions.



Complexity of Bubble Sort

Bubble Sort compares the adjacent elements.

Hence, the number of comparisons is $(n-1) + (n-2) + (n-3) + \dots + 1 = n(n-1)/2$

nearly equals to n^2 . Hence, **Complexity:** $O(n^2)$

So in this mini project a sorting algorithm should be implemented to sort six (06) 16 bit integers $a_1, a_2, a_3, a_4, a_5, a_6$ and produce the output $b_1, b_2, b_3, b_4, b_5, b_6$ sorted in ascending order. As the sorting algorithm bubble sort can be used to implement this task.




Figure 01: Pin diagram for the module

2. Development of ASMD

- Pseudo code

```

output = b0,b1,b2,b3,b4,b5
input = a0,a1,a2,a3,a4,a5
while (1)
  if (start)
    temp_i=1
    hold_a[1] = a0
    hold_a[2] = a1
    hold_a[3] = a2
    hold_a[4] = a3
    hold_a[5] = a4
    hold_a[6] = a5
    while (temp_i < 5)
      temp_j=1
      while (temp_j < 6)
        if hold_a (temp_j) > hold_a (temp_j +1 )
          temp=hold_a(temp_j)
  
```

```

hold_a (temp_j)=hold_a (temp_j+1)
hold_a (tempj+1)=temp
end
temp_j=tempj+1
end
temp_i=temp_i+1
end
b0 = hold_a[1]
b1 = hold_a[2]
b2 = hold_a[3]
b3 = hold_a[4]
b4 = hold_a[5]
b5 = hold_a[6]
valid=1
end
end

```

- Conversion to register transfer operations

```

output ← b0,b1,b2,b3,b4,b5
input ← a0,a1,a2,a3,a4,a5
while (1)
if (start)
temp_i←1
hold_a[1] ←a0
hold_a[2] ←a1
hold_a[3] ←a2
hold_a[4] ←a3
hold_a[5] ←a4
hold_a[6] ←a5
while (temp_i < 5)
temp_j←1
while (temp_j < 6)


```

```

if hold_a (temp_j) > hold_a (temp_j +1 )
temp←hold_a(temp_j)
hold_a (temp_j) ←hold_a (temp_j+1)
hold_a (tempj+1) ←temp
end
temp_j←tempj+1
end
temp_i←temp_i+1
end
b0 ← hold_a[1]
b1 ← hold_a[2]
b2 ← hold_a[3]
b3 ← hold_a[4]
b4 ← hold_a[5]
b5 ← hold_a[6]
valid←1
end
end


```

- Flow chart



no


- ASMD



3. Development of Testbed

Xilinx Vivado webpack is used to design the Testbed of Sorting algorithm and Verilog is the Hardware description language. The Verilog codes are as follows:

- **Data Path**



```
Bubble_Sort.v x control_unit.v x Data_Path_unit.v * x Test_bed.v x Test_bed_behav.wcfg x
C:/Users/Saranga/Desktop/bubble sorter/project_1/project_1.srcs/sources_1/new/Data_Path_unit.v

1 //Data Path
2
3 module Data_Path_unit (
4     output reg compare_i,reg compare_j,reg compare_a,
5     output reg [15:0]b0,b1,b2,b3,b4,b5,
6     output reg valid,
7     input clock, reset, load_a_i,set_b_valid,
8     update_i,update_j,update_temp , update_a_j,update_nextaj,send_compare_a,set_j,
9     input wire [15:0]a0,a1,a2,a3,a4,a5);
10
11     reg [15:0] temp;
12
13     integer temp_i, temp_j ;
14     reg [15:0] hold_a[1:6];
15
16
17     always @ (temp_i, temp_j,send_compare_a)
18
19     begin
20         if (temp_i<6) compare_i<=1; else compare_i<=0;
21         if (temp_j<6) compare_j<=1; else compare_j<=0;
22         if(hold_a[temp_j]>hold_a[temp_j+1]) compare_a <=1;else compare_a<=0;
23
24     end
25
26
27
28
29     always @ (posedge clock, negedge reset)
30     begin
31         if(reset)
32         begin
```



```

35 |
36 | ○          temp_i=1;
37 |
38 |
39 | ○          hold_a[1]<=a0;
40 | ○          hold_a[2]<=a1;
41 | ○          hold_a[3]<=a2;
42 | ○          hold_a[4]<=a3;
43 | ○          hold_a[5]<=a4;
44 | ○          hold_a[6]<=a5;
45 |
46 | ☐          end
47 |
48 | ○          if (update_i) temp_i<=temp_i+1;
49 | ○          if (update_j) temp_j<=temp_j+1;
50 | ○          if(set_j)  temp_j=1;
51 |
52 |
53 |
54 |
55 |
56 |
57 | ○          if (update_temp) temp<=hold_a[temp_j];
58 | ○          if(update_aj) hold_a[temp_j]<=hold_a[temp_j+1];
59 |
60 |
61 |
62 | ☐ ○          if (set_b_valid)
63 | ☐          begin
64 | ○          b0<=hold_a[1];
65 | ○          b1<=hold_a[2];
66 | ○          b2<=hold_a[3];
67 | ○          b3<=hold_a[4];
68 | ○          b4<=hold_a[5];
69 | ○          b5<=hold_a[6];
70 | ○          valid<=1;
71 | ☐          end
72 | ☐          end
73 |          else
74 | ☐          begin
75 | ○          temp_i=0;
76 | ○          temp_j=0;
77 | ○          valid<=0;
78 |
79 | ○          temp<=0;
80 |
81 | ○          b0<=0;b1<=0;b2<=0; b3<=0;b4<=0;b5<=0;
82 | ☐          end
83 | ☐          end
84 | ☐          endmodule

```

- Control Unit

```

Bubble_Sort.v * x control_unit.v * x Data_Path_unit.v * x Test_bed.v x Test_bed_behav.wcfg x
C:/Users/Saranga/Desktop/bubble sorter/project_1/project_1.srcs/sources_1/new/control_unit.v

1 // Control Unit
2 module control_unit (input reset ,start,clock, compare_i,compare_j, compare_a,
3     output reg load_a_i,
4     output reg set_b_valid,
5
6     output reg update_i,
7     output reg set_i,
8     output reg update_j,
9     output reg update_temp ,
10    output reg update_aj,
11    output reg update_nextaj,
12    output reg send_compare_a,
13    output reg set_j);
14
15    reg [4:0] current_state, next_state;
16
17
18    parameter s_idle=4'b0000, s_1=4'b0001,s_while1=4'b0010, s_while2=4'b0011, s_2=4'b0100,
19        s_3=4'b0101, s_4=4'b0110, s_5=4'b0111 ,s_6 =4'b1000, s_7=4'b1001,s_8=4'b1010,s_9=4'b1011 ;
20    always @(posedge clock, negedge reset)
21    begin
22        if (reset==0) current_state<=s_idle ;else current_state <= next_state;
23    end
24
25    always @ (current_state)
26    begin
27        load_a_i<=0;
28        set_b_valid<=0;
29        set_i<=0;
30        update_i<=0;
31        update_j<=0;
32        update_temp<=0;

```

```

33     update_aj<=0;
34     update_nextaj<=0;
35     send_compare_a<=0;
36     set_j<=0;
37
38
39     case (current_state)
40
41         s_1: load_a_i<=1;
42         s_2: set_b_valid<=1;
43         s_3: set_j<=1;
44         s_4: update_i<=1;
45         s_5: send_compare_a<=1;
46         s_6: update_temp<=1;
47         s_7: update_aj<=1;
48         s_8: update_nextaj<=1;
49         s_9: update_j<=1;
50
51
52     endcase
53 end
54
55
56 always @ (current_state, start, compare_i,compare_j,compare_a)
57
58 begin
59
60     case (current_state)
61
62         s_idle: if (start==1) next_state<=s_1; else next_state<=s_idle;
63
64         s_1: next_state<=s_while1;
65
66         s_while1:if (compare_i==1) next_state<=s_3; else next_state<=s_2;
67
68         s_2:next_state<=s_idle;
69         s_3:next_state<=s_while2;
70         s_while2:if (compare_j==1) next_state<=s_5; else next_state<=s_4;
71         s_4:next_state<=s_while1;
72         s_5: if(compare_a==1) next_state<=s_6; else next_state<=s_9;
73         s_6:next_state<=s_7;
74         s_7:next_state<=s_8;
75         s_8:next_state<=s_9;
76         s_9:next_state<=s_while2;
77
78
79     endcase
80
81 end
82
83 endmodule
84

```

Control Output Definition

- **Bubble Sorter**

```

1 //Bubble Sort (Binary)
2 module Bubble_Sort (
3     input clock, reset, start,
4     input [15:0]a0,a1,a2,a3,a4,a5,
5     output [15:0]b0,b1,b2,b3,b4,b5,
6     output valid );
7     wire load_a_i,send_compare_a,set_j,set_b_valid,update_i,update_j,update_temp , update_aj,
8     update_nextaj,
9     compare_i,compare_j,compare_a;
10
11
12     control_unit eu( .reset(reset) ,.start(start),.clock(clock), .compare_i(compare_i),.compare_j(compare_j),
13     .compare_a(compare_a),.load_a_i(load_a_i),.set_b_valid(set_b_valid),
14     .send_compare_a(send_compare_a), .update_i(update_i), .update_j(update_j),.update_temp(update_temp),
15     .update_aj(update_aj),.update_nextaj(update_nextaj),.set_j(set_j) );
16
17
18
19     Data_Path_Unit du(
20
21     .compare_i(compare_i),.compare_j(compare_j),.compare_a(compare_a),.b0(b0),.b1(b1),.b2(b2),.b3(b3),.b4(b4),.b5(b5),
22     .valid(valid),.clock(clock), .reset(reset), .load_a_i(load_a_i),
23     .set_b_valid(set_b_valid), .send_compare_a(send_compare_a),
24     .update_i(update_i),.update_j(update_j),.update_temp(update_temp),.update_aj(update_aj),
25     .update_nextaj(update_nextaj),.set_j(set_j),
26
27     .a0(a0),.a1(a1),.a2(a2),.a3(a3),.a4(a4),.a5(a5));
28
29 endmodule
30

```

Control Unit Instance

Data Path Instance

- Test Bed and Inputs

```

Bubble_Sort.v x control_unit.v x Data_Path_unit.v x Test_bed.v x Test_bed_behav.wcfg x
C:/Users/Saranga/Desktop/bubble sorter/project_1/project_1.srscs/sim_1/new/Test_bed.v

1 // Test Bed
2 `timescale 1 ns / 1 ps
3
4 module Test_bed ();
5     reg clock; reg reset; reg start;
6     reg[15:0] a0,a1,a2,a3,a4,a5;
7     wire[15:0] b0,b1,b2,b3,b4,b5;
8     wire valid;
9
10    always #1.5 clock=~clock;
11    initial
12    begin
13        clock=0; reset=0;start=0;
14
15        #50 reset=1;
16        #50 start=1;
17    end
18    // input numbers to the multiplier
19
20    initial
21    begin
22
23
24        //16bit inputs
25        a0<='b1010101000001100;
26        a1<='b111111110001001;
27        a2<='b1010101001100010;
28        a3<='b1010101001100110;
29        a4<='b111101111000010;
30        a5<='b1111111100000000;
31
32    end
33
34    initial #500000 $finish;
35
36    //creating
37    Bubble_Sort B(.clock (clock), .reset (reset), .start (start), .a0(a0),.a1(a1),.a2(a2),
38    .a3(a3),.a4(a4),.a5(a5),.b0(b0),.b1(b1),.b2(b2),.b3(b3),.b4(b4),.b5(b5),.valid(valid));
39 endmodule


```

← Giving 16bit inputs in Binary Base.
a3 and a4 are equal inputs

- **Results**

Test Run 01

Input In Binary Numbers	In Decimal
A0 = 1010101000001100	43532
A1 = 0000000000101001	00041
A2 = 1110101001100010	60002
A3 = 1110101001100010	60002
A4 = 0000000000000001	00001
A5 = 0010011111111111	10239



Output In Binary (from the output figure)	In Decimal
B0 = 0000000000000001	00001
B1 = 0000000000101001	00041
B2 = 0010011111111111	10239
B3 = 1010101000001100	43532
B4 = 1110101001100010	60002
B5 = 1110101001100010	60002




SORTED

Test Run 01 Successful

Test Run 02

Input In Binary Numbers	In Decimal
A0 = 1010101010001111	43663
A1 = 1100110011001100	52428
A2 = 0011000100100101	12581
A3 = 0000000110000010	00386
A4 = 0010010010010010	09362
A5 = 0000000000001110	00014



Output In Binary (from the output figure)	In Decimal
B0 = 0000000000001110	00014
B1 = 0010010010010010	09362
B2 = 0000000110000010	00386
B3 = 0011000100100101	12581
B4 = 1010101010001111	43663
B5 = 1100110011001100	52428

SORTED

Test Run 02 Successful