

1. Introduction-Sorting Algorithm

A Sorting Algorithm is used to rearrange a given array or list of elements according to a particular order. The most frequently used orders are ascending or descending orders. Among these sorting algorithms Bubble Sort is the simplest sorting algorithm. This sorting algorithm is comparison-based algorithm in which each pair of adjacent elements is compared and the elements are swapped if they are not in order.


Working of Bubble Sort


Suppose we are trying to sort the elements in ascending order.

- First Iteration (Compare and Swap)
 - Starting from the first index, compare the first and the second elements.
 - If the first element is greater than the second element, they are swapped.
 - Now, compare the second and the third elements. Swap them if they are not in order.
 - The above process goes on until the last element.

Remaining Iteration

- The same process goes on for the remaining iterations.
- After each iteration, the largest element among the unsorted elements is placed at the end.
- In each iteration, the comparison takes place up to the last unsorted element.
- The array is sorted when all the unsorted elements are placed at their correct positions.





Complexity of Bubble Sort

Bubble Sort compares the adjacent elements.

Hence, the number of comparisons is $(n-1) + (n-2) + (n-3) + \dots + 1 = n(n-1)/2$ nearly equals to n^2 . Hence, **Complexity:** $O(n^2)$

So in this mini project a sorting algorithm should be implemented to sort six (06) 16 bit integers a_1 , a_2 , a_3 , a_4 , a_5 , a_6 and produce the output b_1 , b_2 , b_3 , b_4 , b_5 , b_6 sorted in ascending order. As the sorting algorithm bubble sort can be used to implement this task.




Figure 01: Pin diagram for the module

2. Development of ASMD

• Pseudo code

```
output = b0,b1,b2,b3,b4,b5
input = a0,a1,a2,a3,a4,a5
while (1)
if (start)
temp_i=1
hold_a[1] = a0
hold_a[2] = a1
hold_a[3] = a2
hold_a[4] = a3
hold_a[5] = a4
hold_a[6] = a5
while (temp_i < 5)
temp_j=1
while (temp_j < 6)
if hold_a (temp_j) > hold_a (temp_j + 1)
temp=hold_a(temp_j)
```

```
hold_a (temp_j)=hold_a (temp_j+1)
hold_a (tempj+1)=temp
end
temp_j=tempj+1
end
temp_i=temp_i+1
end
b0 = hold_a[1]
b1 = hold_a[2]
b2 = hold_a[3]
b3 = hold\_a[4]
b4 = hold_a[5]
b5 = hold_a[6]
valid=1
end
end
```

• Conversion to register transfer operations

```
output \leftarrow b0,b1,b2,b3,b4,b5

input \leftarrow a0,a1,a2,a3,a4,a5

while (1)

if (start)

temp_i\leftarrow1

hold_a[1] \leftarrowa0

hold_a[2] \leftarrowa1

hold_a[3] \leftarrowa2

hold_a[4] \leftarrowa3

hold_a[5] \leftarrowa4


hold_a[6] \leftarrowa5


while (temp_i < 5)

temp_j\leftarrow1

while (temp_j < 6)
```

```
if hold_a (temp_j) > hold_a (temp_j + 1)
temp \leftarrow hold\_a(temp\_j)
hold\_a \ (temp\_j) \leftarrow hold\_a \ (temp\_j + 1)
hold_a (tempj+1) ←temp
end
temp_j←tempj+1
end
temp_i←temp_i+1
end
b0 \leftarrow hold_a[1]
b1 \leftarrow hold\_a[2]
b2 \leftarrow hold_a[3]
b3 \leftarrow hold_a[4]
b4 \leftarrow hold_a[5]
b5 \leftarrow hold_a[6]
valid←1
end
end
```





3. Development of Testbed

Xilinx Vivado webpack is used to design the Testbed of Sorting algorithm and Verilog is the Hardware description language. The Verilog codes are as follows:

Data Path

```
Bubble_Sort.v × control_unit.v
                             × Data_Path_unit.v * × Test_bed.v
                                                              × Test_bed_behav.wcfg
C:/Users/Saranga/Desktop/bubble sorter/project_1/project_1.srcs/sources_1/new/Data_Path_unit.v
     1
         //Data Path
 2
 3 🖯
         module Data Path unit (
 4
           output reg compare i, reg compare j, reg compare a,
 5
           output reg [15:0]b0,b1,b2,b3,b4,b5,
 6
           output reg valid,
 7
           input clock, reset, load a i, set b valid,
 8
           update_i,update_j,update_temp , update_aj,update_nextaj,send_compare_a,set_j,
 9
           input wire [15:0]a0,a1,a2,a3,a4,a5);
10
11
         reg [15:0] temp;
12
13
         integer temp_i, temp_j ;
14
         reg [15:0] hold a[1:6];
15
16
17 ⊖
     always @ (temp_i, temp_j,send_compare_a)
18
19 🖯
         begin
20
     0
           if (temp_i<6) compare_i<=1; else compare_i<=0;
21
     0
           if (temp_j<6) compare_j<=1; else compare_j<=0;</pre>
22
            if(hold_a[temp_j]>hold_a[temp_j+1]) compare_a <=1;else compare_a<=0;</pre>
23
24 🖨
         end
25
26
27
28
29 ⊖
     0
         always @ (posedge clock, negedge reset)
30 ⊖
           begin
31 🖨
     0
            if(reset)
32 ⊖
                begin
```

```
35
      0
36
                          temp i=1;
37
38
      0
39
                          hold_a[1]<=a0;
      0
40
                          hold a[2]<=a1;
      0
41
                          hold_a[3]<=a2;
      0
42
                          hold a[4]<=a3;
43
      0
                          hold_a[5]<=a4;
      0
44
                          hold_a[6]<=a5;
45
46 🖨
                      end
47
      0
48
                     if (update_i)temp_i<=temp_i+1;</pre>
      0
49
                     if (update_j)temp_j<=temp_j+1;</pre>
      0
50
                     if(set_j) temp_j=1;
51
52
53
54
55
56
57
                     if (update_temp) temp<=hold_a[temp_j];</pre>
      0
58 ¦
                      if(update_aj) hold_a[temp_j]<=hold_a[temp_j+1];</pre>
60
61
62 🖯 🔾
                 if (set_b_valid)
63 👨
                   begin
                   b0<=hold_a[1];
64
     0
65
     0
                   b1<=hold a[2];
    0
66
                   b2<=hold_a[3];
    0
67 :
                   b3<=hold_a[4];
    0
68
                   b4<=hold a[5];
69
    0
                   b5<=hold_a[6];
    0
70
                   valid<=1;</pre>
71 🖨
                   end
72 🖨
               end
73 ¦
          else
74 😓
               begin
    0
75
               temp_i=0;
76
     0
              temp_j=0;
77
     0
              valid<=0;</pre>
78
     0
79
              temp<=0;
80
81
              b0<=0;b1<=0;b2<=0; b3<=0;b4<=0;b5<=0;
82 🖒
83 🖨
84 🖨
        endmodule
```

• Control Unit

```
× control_unit.v * × Data_Path_unit.v * × Test_bed.v × Test_bed_behav.wcfg ×
Bubble_Sort.v *
C:/Users/Saranga/Desktop/bubble sorter/project_1/project_1.srcs/sources_1/new/control_unit.v
Q 🕍 ← → 🔏 🖺 🗈 🗡 // 🞟 🔉
 1 // Control Unit
 2 
module control_unit (input reset ,start,clock, compare_i,compare_j, compare_a,
 3
      output reg load a i,
      output reg set_b_valid,
 6
     output reg update_i,
 7
      output reg set_i,
 8
      output reg update_j,
 9
      output reg update_temp ,
10
      output reg update_aj,
11
      output reg update nextaj,
12
      output reg send_compare_a,
      output reg set_j);
13
14
15 | reg [4:0] current state, next state;
16
17
18 parameter s_idle=4'b0000, s_1=4'b0001,s_while1=4'b0010, s_while2=4'b0011, s_2=4'b0100,
19 s_3=4'b0101, s_4=4'b0110, s_5=4'b0111 ,s_6 =4'b1000, s_7=4'b1001,s_8=4'b1010,s_9=4'b1011;
20 \bigcirc always @(posedge clock, negedge reset)
21 🖯 begin
if (reset==0) current_state<=s_idle ;else current_state <= next_state;
23 🗎 end
24
25 | always @ (current_state)
26 🖯 begin
27 | load_a_i<=0;
28
     set_b_valid<=0;
      set_i<=0;
29
30 |
     update_i<=0;
31
      update_j<=0;
32
      update_temp<=0;
```

```
33 :
     update aj<=0;
34
     update nextaj<=0;
35
     send_compare_a<=0;
      set_j<=0;
36
37
38
                                     Control Output Definition
39 case (current state)
40
        s 1: load a i<=1;
41
42
        s 2: set b valid<=1;
43
        s 3: set j<=1;
44
        s 4: update i<=1;
45
        s 5: send compare a<=1;
46
         s_6: update_temp<=1;
47
        s_7: update_aj<=1;
48
        s_8: update_nextaj<=1;
49
        s_9: update_j<=1;
50
51
52 endcase
53 🖨 end
54
55
56 always @ (current_state, start, compare_i,compare_j,compare_a)
58 🖯 begin
59
60 Ҿ
       case (current_state)
61
62
         s_idle: if (start==1) next_state<=s_1; else next_state<=s_idle;
63
64
         s_1: next_state<=s_while1;
65
66
          s_while1:if (compare_i==1) next_state<=s_3; else next_state<=s_2;
67
68
          s_2:next_state<=s_idle;
69
         s_3:next_state<=s_while2;
70
         s_while2:if (compare_j==1) next_state<=s_5; else next_state<=s_4;
71
         s_4:next_state<=s_while1;
72
         s_5: if(compare_a==1) next_state<=s_6; else next_state<=s_9;</pre>
73 ¦
         s_6:next_state<=s_7;
74
         s_7:next_state<=s_8;
75
         s_8:next_state<=s_9;
76
         s_9:next_state<=s_while2;
77
78
79 🖒
         endcase
80
81 🖨 end
82
83 🖨 endmodule
84
```

• Bubble Sorter

```
C:/Users/Saranga/Desktop/bubble\ sorter/project\_1/project\_1.srcs/sources\_1/new/Bubble\_Sort.v
 Q 🛗 ← → 🐰 🛅 🛍 🗙 // 🖩 🗘
         //Bubble Sort (Binary)
  2 module Bubble_Sort (
  3 input clock, reset, start,
4 input [15:0]a0,a1,a2,a3,a4,a5,
5 output [15:0]b0,b1,b2,b3,b4,b5,
  6 output valid );
7 wire load a i,se
             wire load_a_i,send_compare_a,set_j,set_b_valid,update_i,update_j,update_temp , update_aj,
             update_nextaj,
            compare_i,compare_j,compare_a;
Control Unit Instance
               . send\_compare\_a (send\_compare\_a) \, , \, \, . update\_i (update\_i) \, , \, \, . update\_j (update\_j) \, , \, . update\_temp) \, , \, . update\_tem
 15
               .update_aj(update_aj),.update_nextaj(update_nextaj),.set_j(set_j) );
 16
 17
 18
                                                                                                                                 Data Path Instance
 19
               Data_Path_undt du(
 20
21
               .compare i(compare i),.compare j(compare j),.compare a(compare a),.b0(b0),.b1(b1),.b2(b2),.b3(b3),.b4(b4),.b5(b5),
               .valid(valid),.clock(clock), .reset(reset), .load_a_i(load_a_i),
 23
               .set_b_valid(set_b_valid), .send_compare_a(send_compare_a),
24 .update_i(update_i),.update_j(update_j),.update_temp(update_temp),.update_aj(update_aj),
25 .update_nextaj(update_nextaj),.set_j(set_j),
26
 27
             .a0(a0),.a1(a1),.a2(a2),.a3(a3),.a4(a4),.a5(a5));
 29 endmodule
 30
```


• Test Bed and Inputs

```
Bubble Sort.v
              × control unit.v
                              × Data Path unit.v
                                                 × Test bed.v
                                                               × Test bed behav.wcfg
C:/Users/Saranga/Desktop/bubble sorter/project_1/project_1.srcs/sim_1/new/Test_bed.v
     // Test Bed
 1
 2
          `timescale 1 ns / 1 ps
 3
 4 🖨
         module Test bed ();
 5
         reg clock; reg reset; reg start;
         reg[15:0]a0,a1,a2,a3,a4,a5;
 7
         wire[15:0]b0,b1,b2,b3,b4,b5;
 8
         wire valid;
 9
      0
10
         always #1.5 clock=~clock;
11 ⊖
         initial
      O begin
12 🖨
13
         clock=0; reset=0;start=0;
      0
14
      0
15
              #50 reset=1;
16
             #50 start=1;
17 🖨
18
         // input numbers to the multiplier
19
20 🖯
         initial
21
22 🖨
         begin
23
24
      0
     0
25
            a0<='b1010101000001100;
     0
26
            a1<='b11111111110001001;
     0
                                                          Giving 16bit inputs in Binary Base.
27
            a2<='b1010101001100010;
      0
28
            a3<='b1010101001100110;
                                                           a3 and a4 are equal inputs
      0
29
            a4<='b11110111111000010;
30
            a5<='b1111111100000000;
31
32 🖨
      Oend
33
        initial #500000 $finish;
35
36
        Bubble_Sort B(.clock (clock), .reset (reset), .start (start), .a0(a0),.a1(a1),.a2(a2),
37
        .a3(a3),.a4(a4),.a5(a5),.b0(b0),.b1(b1),.b2(b2),.b3(b3),.b4(b4),.b5(b5),.valid(valid));
38
39 ⊖
        endmodule
```

• Results

Test Run 01

| Input In Binary Numbers | In Decimal |
|-------------------------|------------|
| | |
| A0 = 1010101000001100 | 43532 |
| A1 = 000000000101001 | 00041 |
| A2 = 1110101001100010 | 60002 |
| A3 = 1110101001100010 | 60002 |
| A4 = 0000000000000001 | 00001 |
| A5 = 0010011111111111 | 10239 |




| Output In Binary (from the output figure) | In Decimal |
|---|------------|
| | |
| B0 = 000000000000001 | 00001 |
| B1 = 000000000101001 | 00041 |
| B2 = 0010011111111111 | 10239 |
| B3 = 1010101000001100 | 43532 |
| B4 = 1110101001100010 | 60002 |
| B5 = 1110101001100010 | 60002 |



Test Run 02

| Input In Binary Numbers | In Decimal |
|-------------------------|------------|
| | |
| A0 = 1010101010001111 | 43663 |
| A1 = 1100110011001100 | 52428 |
| A2 = 0011000100100101 | 12581 |
| A3 = 0000000110000010 | 00386 |
| A4 = 0010010010010010 | 09362 |
| A5 = 00000000001110 | 00014 |



| Output In Binary (from the output figure) | In Decimal |
|---|------------|
| | |
| B0 = 00000000001110 | 00014 |
| B1 = 0010010010010 | 09362 |
| B2 = 0000000110000010 | 00386 |
| B3 = 0011000100100101 | 12581 |
| B4 = 1010101010001111 | 43663 |
| B5 = 1100110011001100 | 52428 |

