

## North South University

**CSE 332L: Semester Final Project** 

Project: 20-bit single cycle MIPS CPU with R-type, I-type, and J-type instructions

**Faculty: TnF** 

Lab Instructor: Sheikh Shadab Towqir

Section: 2

Date of submission: 29th April, 2018

#### **Group Member:**

Name	ID
Koushik Roy	1530626642
Syeda Ariba Alam	1420202042

### Types of Instructions and their Format:

opcode: Operation Code rs: Source Register rt: Temporary Register rd: Destination Register **shamt:** Shift Amount **R-type:** opcode(3bits) rs(4bits) rt(4bits) rd(4bits) shamt(2bits) function(3bits) **MSB LSB** opcode(3) shamt(2) function(3) rt(4) rd(4) rs(4) **I-type:** opcode(3bits) rs(4bits) rt(4bits) Immediate(9bits) opcode(3) rt(4) Immediate(9) rs(4) **J-type:** opcode(3bits) address(17bits) opcode(3) Address(17) **Data bits:** 16 bits throughout the project. MSB LSB 15 0

# Opcodes and Functions:

R Typ	ω.																	
AND: (		xxx x	xxx x	XXX	xx 00	0												
0  0	$\frac{100 \text{ Az}}{10}$	X	XXX	X	X	X	X	X	X	X	X	X	X	X	X	0	0	0
	l .	1	1		I	I	ı	II	I	I	1	1	II	1	1	<u> </u>		
<b>OR:</b> 00	0 xxx	x xxx	XX XX	xx xx	001													
0 0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	0	1
<b>NOR:</b> 000 xxxx xxxx xxxx xx 010																		
0 0	0	$\frac{\mathbf{x} \mathbf{x} \mathbf{x} \mathbf{x}}{\mathbf{X}}$	$\frac{XXXX}{X}$	XXX	XX UI	X	X	X	X	X	X	X	X	X	X	0	1	0
0 0	10	11	71	71	71	11	71	71	71	71	71	71	71	11	71	10	1	U
<b>SLT:</b> 0	00 xx	XX XX	XXX XX	xxx x	x 01	1												
0 0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	0	1	1
		•	•	•			•					•		•	•	•	•	
SRL: 0		_	_						T	T								
0 0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	0	0
CII.O	00 ***				<sub>v.</sub> 10°	1												
$\begin{array}{c c} \mathbf{SLL:} 0 \\ \hline 0 & 0 \end{array}$	00  xx	$\frac{XX}{X}$	$X \times X \times$	XXXX	X 10.	X	X	X	X	X	X	X	X	X	X	1	0	1
0 0	10	11	71	7.	71	71	71	7.	7.1	7.1	71	7.	71	11	71	1	10	1
ADD: (	000 xx	xxx x	xxx x	XXX	xx 11	0												
0 0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	1	0
SUB: 0	_																	1.
0 0	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	1	1	1
T.77																		
I Type																		
<b>BEQ:</b> (	1	XXX	$\frac{x \times x}{X}$	XXXX	XXXX	X	X	X	X	X	X	X	X	X	X	X	X	X
0 0	1 1	11	71	7.	71	71	71	7.	7.1	7.1	71	7.	71	11	71	21	71	71
BNE: 0	10 xx	XX X	xxx x	xxxx	xxxx													
0 1	0	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
LW: 01						<b>T</b> 7	**	**	**	**	**	**	* 7	T	T		1	1
0 1	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
<b>SW:</b> 10	10 vvv	· v · v · ·	vv vv	vvvv	vvv													
$\begin{bmatrix} 3 & 0 \\ 1 & 0 \end{bmatrix}$	$\frac{0}{0}$	X X X X X X X X X X X X X X X X X X X	$\frac{XX}{X}$	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
1 0	10	11	11	11	7.	11	7.1	7.	7.	7.	11	7.1	11	11	11	7.1	1 2 1	71
J Type	e <b>:</b>																	
<b>J:</b> 101 :		XXXX	XXXX	XXXX														
1 0	1	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X

### Tables:

**Control Signals Table:** 

0011010101010101010101010101010101010101											
Instruc	Reg	ALU	ALU	ALU	Branch	BranchNot		Mem	Reg	MemTo	Ju
tion	Dst	Op1	Op0	Src	Equal	Equal	ead	Write	Write	Reg	mp
R- Type	1	1	0	0	0	0	0	0	1	0	0
lw	0	0	0	1	0	0	1	0	1	1	0
SW	0	0	0	1	0	0	0	1	0	0	0
beq	0	0	1	0	1	0	0	0	0	0	0
bne	0	0	1	0	0	1	0	0	0	0	0
j	0	0	0	0	0	0	0	0	0	0	1

ALU Control Signals Table (detailed):

ALU COMU	i Signais	Table (d	etaned).				
Instruction OpCode	ALUOp1	ALUOp0	Instruction Operation	Function Code	Desired ALU Action	ALU Control Input	
Lw	0	0	load word	XXX	add	110	
Sw	0	0	store word	XXX	add	110	
Beq	0	1	branch equal	XXX	subtract	111	
Ben	0	1	branch not equal	XXX	subtract	111	
R-type	1	0	and	000	AND	000	
R-type	1	0	or	001	OR	001	
R-type	1	0	nor	010	NOR	010	
R-type	1	0	slt	011	set if less than	011	
R-type	1	0	srl	100	shift right logical	100	
R-type	1	0	sll	101	shift left logical	101	
R-type	1	0	add	110	add	110	
R-type	1	0	sub	111	subtract	111	

#### **ALU Control Signals Table (minimized):**

ALUOp1	ALUOp0	Function2	Function1	Function0	02	O1	O0
0	0	Х	Х	Х	1	1	0
0	1	Х	Х	Х	1	1	1
1	0	0	0	0	0	0	0
1	0	0	1	0	0	1	0
1	0	0	1	1	0	1	1
1	0	1	0	0	1	0	0
1	0	1	0	1	1	0	1
1	0	1	1	0	1	1	0
1	0	1	1	1	1	1	1

### **Equations:**

#### Equations for ALU Operations $(O_2, O_1, O_0)$ :

 $\begin{aligned} \mathbf{O_0} &= (\sim\!A_1\;A_0\;\sim\!F_2\;\sim\!F_1\;\sim\!F_0) + (\sim\!A_1\;A_0\;\sim\!F_2\;\sim\!F_1\;F_0) + (\sim\!A_1\;A_0\;\sim\!F_2\;F_1\;\sim\!F_0) + (\sim\!A_1\;A_0\;\sim\!F_2\;F_1\;\sim\!F_0) + (\sim\!A_1\;A_0\;F_2\;\sim\!F_1\;\sim\!F_0) + (\sim\!A_1\;A_0\;F_2\;\sim\!F_1\;\sim\!F_0) + (\sim\!A_1\;A_0\;F_2\;F_1\;\sim\!F_0) + (\sim\!A_1\;A_0\;F_2\;F_1\;F_0) + (\sim\!A_1\;A_0\;F_1\;F_1\;F_0) + (\sim\!A_1\;A_0\;F_1\;F_1\;F_1\;F_0) + (\sim\!A_1\;A_0\;F_1\;F_1\;F_1\;F_1) + (\sim\!A_1\;A_0\;F_1\;F_1\;F_1) + (\sim\!A_1\;A_0\;F_1\;F_1)$ 

 $\begin{aligned} \mathbf{O_1} &= (\sim &A_1 \sim &A_0 \sim &F_2 \sim &F_1 \sim &F_0) + (\sim &A_1 \sim &A_0 \sim &F_2 \sim &F_1 \mid F_0) + (\sim &A_1 \sim &A_0 \sim &F_2 \mid F_1 \mid F_0) + (\sim &A_1 \sim &A_0 \mid F_2 \mid F_1 \mid F_0) + (\sim &A_1 \sim &A_0 \mid F_2 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F_1 \mid F_0) + (\sim &A_1 \mid A_0 \mid F_1 \mid F$ 

 $\begin{aligned} \mathbf{O_2} &= (\sim\!A_1 \sim\!A_0 \sim\!F_2 \sim\!F_1 \sim\!F_0) + (\sim\!A_1 \sim\!A_0 \sim\!F_2 \sim\!F_1 \;F_0) + (\sim\!A_1 \sim\!A_0 \sim\!F_2 \;F_1 \sim\!F_0) + (\sim\!A_1 \sim\!A_0 \;\Gamma_2 \sim\!F_1 \;\Gamma_0) + (\sim\!A_1 \sim\!A_0 \;\Gamma_2 \sim\!F_1 \sim\!F_0) + (\sim\!A_1 \sim\!A_0 \;F_2 \sim\!F_1 \sim\!F_0) + (\sim\!A_1 \sim\!A_0 \;F_2 \sim\!F_1 \;\Gamma_0) + (\sim\!A_1 \sim\!A_0 \;F_2 \;F_1 \sim\!F_0) + (\sim\!A_1 \;A_0 \sim\!F_2 \;\Gamma_1 \sim\!F_0) + (\sim\!A_1 \;A_0 \sim\!F_2 \sim\!F_1 \;\Gamma_0) + (\sim\!A_1 \;A_0 \sim\!F_2 \;\Gamma_1 \sim\!F_0) + (\sim\!A_1 \;A_0 \;\Gamma_2 \sim\!F_1 \;\Gamma_0) +$ 

#### **Sample Test Case (loop from 0 until 6):**