

➤ **Random String generated:**

jjusipzdljhtocldjngmnitpsahgzlsvwlpgyhcxckobbvtskjoikvbbphyi

➤ **BWT computed using Python Code:**

isvobbxohlznphyajpyosnl\$ckdjsjjcdwzgjmktklbtiputzhivjkbsvcghpgl

depletionWidth.py

on: A simple implementation of t

sequence):

ence += '\$'

e = [sequence[index:] + sequence[

e.sort()

e = [rotation[-1] for rotation in t

e = ''.join(bwt)

on bwt

se_BWT(sequence):

e = [col for col in sequence]

Source Console Object

Usage

Help Variable Explorer Plots Files

Console 1/A X

In [13]: runfile('G:/BITS Hyderabad ME Microelectronics/Labs/PMMD LAB/
depletionWidth.py', wdir='G:/BITS Hyderabad ME Microelectronics/Labs/PMMD LAB')


Enter sequence: jjusipzdljhtocldjngmnitpsahgzlsvwlpgyhcxcjkobbvtskjkoi kvbbphyi
Burrows-Wheeler Transform:
isvobxohlznphyajpyosnl\$ckdjsjjicdwzgjmkltbputzhivjksvcghpgl
Inverse Burrows-Wheeler Transform:
jjusipzdljhtocldjngmnitpsahgzlsvwlpgyhcxcjkobbvtskjkoi kvbbphyi\$

In [14]:

➤ **BWT computed using Verilog code:**

[illegible]

➤ **IBWT computed using Verilog code:**



```
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
jjusipzdljhtocldjngmnitpsahgzlzs vwlpgyhcxkj kobbvtskjkoikvbbphyi
```

From the above results, it is verified that the Verilog code for BWT and IBWT is working correctly.

The output from Verilog code and python code matched exactly.

So the Verilog module is verified.