
Random String generated:


jjusipzdljhtocldjngmnitpsahgzlzsvwlpgyhcxcjkobbvtskjkoikvbbphyi

BWT computed using Python Code:


isvobbxohlznphyajpyosnl\$ckdjsjjicdwzgjmktklbtiputzhivjkbsvcghpgl



> BWT computed using Verilog code:



> IBWT computed using Verilog code:



From the above results, it is verified that the Verilog code for BWT and IBWT is working correctly.

The output from Verilog code and python code matched exactly.

So the Verilog module is verified.