

For example, the following instructions:

```
li    $t0, 42
move  $t1, $t0
```

will move the contents of register **\$t0**, 42 in this example, into the **\$t1** register.

The *mfhi*, *mflo*, *mtho*, and *mtlo* instructions are required only when performing 64-bit integer multiply and divide operations.

The floating-point section will include examples for moving data between integer and floating-point registers.

## 5.4 Integer Arithmetic Operations

The arithmetic operations include addition, subtraction, multiplication, division, remainder (remainder after division), logical AND, and logical OR. The general format for these basic instructions is as follows:

Instruction	Description
<b>add</b> <b>Rdest, Rsrc, Src</b>	Signed addition Rdest = Rsrc + Src or Imm
<b>addu</b> <b>Rdest, Rsrc, Src</b>	Unsigned addition Rdest = Rsrc + Src or Imm
<b>sub</b> <b>Rdest, Rsrc, Src</b>	Signed subtraction Rdest = Rsrc – Src or Imm
<b>subu</b> <b>Rdest, Rsrc, Src</b>	Unsigned subtraction Rdest = Rsrc – Src or Imm
<b>mul</b> <b>Rdest, Rsrc, Src</b>	Signed multiply with no overflow Rdest = Rsrc * Src or Imm
<b>mulu</b> <b>Rdest, Rsrc, Src</b>	Unsigned multiply with no overflow Rdest = Rsrc * Src or Imm
<b>mulo</b> <b>Rdest, Rsrc, Src</b>	Signed multiply with overflow Rdest = Rsrc * Src or Imm

## Chapter 5.0 ◀ Instruction Set Overview

<b>mulou</b>	<b>Rdest, Rsrc, Src</b>	Unsigned multiply with overflow $Rdest = Rsrc * Src \text{ or } Imm$
<b>mult</b>	<b>Rsrc1, Rsrc2</b>	Signed 64-bit multiply <b>\$hi/\$lo</b> = $Rsrc1 * Rsrc2$
<b>multu</b>	<b>Rsrc1, Rsrc2</b>	Unsigned 64-bit multiply <b>\$hi/\$lo</b> = $Rsrc1 * Rsrc2$
<b>div</b>	<b>Rdest, Rsrc, Src</b>	Signed divide $Rdest = Rsrc / Src \text{ or } Imm$
<b>divu</b>	<b>Rdest, Rsrc, Src</b>	Unsigned divide $Rdest = Rsrc / Src \text{ or } Imm$
<b>div</b>	<b>Rsrc1, Rsrc2</b>	Signed divide with remainder <b>\$lo</b> = $Rsrc1 / Rsrc2$ <b>\$hi</b> = $Rsrc1 \% Rsrc2$
<b>divu</b>	<b>Rsrc1, Rsrc2</b>	Unsigned divide with remainder <b>\$lo</b> = $Rsrc1 / Rsrc2$ <b>\$hi</b> = $Rsrc1 \% Rsrc2$
<b>rem</b>	<b>Rdest, Rsrc, Src</b>	Signed remainder $Rdest = Rsrc \% Src \text{ or } Imm$
<b>remu</b>	<b>Rdest, Rsrc, Src</b>	Unsigned remainder $Rdest = Rsrc \% Src \text{ or } Imm$
<b>abs</b>	<b>Rdest, Rsrc</b>	Absolute value $Rdest =  Rsrc $
<b>neg</b>	<b>Rdest, Rsrc</b>	Signed negation $Rdest = -Rsrc$

These instructions operate on 32-bit registers (even if byte or halfword values are placed in the registers).

Assuming the following data declarations:

```

wnum1:    .word    651
wnum2:    .word    42
wans1:    .word    0
wans2:    .word    0
wans3:    .word    0

```

## Instructions and PseudoInstructions

The following is an abbreviated list of MIPS instructions and SPIM pseudoinstructions. This list is not complete. Notably missing are all Floating Point and coprocessor instructions.

- - Indicates an actual MIPS instruction. Others are SPIM pseudoinstructions.

<u>Instruction</u>	<u>Function</u>
• add     Rd, Rs, Rt	$Rd = Rs + Rt$ (signed)
• addu    Rd, Rs, Rt	$Rd = Rs + Rt$ (unsigned)
• addi    Rd, Rs, Imm	$Rd = Rs + Imm$ (signed)
• sub     Rd, Rs, Rt	$Rd = Rs - Rt$ (signed)
• subu    Rd, Rs, Rt	$Rd = Rs - Rt$ (unsigned)
• div     Rs, Rt	lo = $Rs/Rt$ , hi = $Rs \bmod Rt$ (integer division, signed)
• divu    Rs, Rt	lo = $Rs/Rt$ , hi = $Rs \bmod Rt$ (integer division, unsigned)
div     Rd, Rs, Rt	$Rd = Rs/Rt$ (integer division, signed)
divu    Rd, Rs, Rt	$Rd = Rs/Rt$ (integer division, unsigned)
rem     Rd, Rs, Rt	$Rd = Rs \bmod Rt$ (signed)
remu    Rd, Rs, Rt	$Rd = Rs \bmod Rt$ (unsigned)
mul     Rd, Rs, Rt	$Rd = Rs * Rt$ (signed)
• mult    Rs, Rt	hi, lo = $Rs * Rt$ (signed, hi = high 32 bits, lo = low 32 bits)
• multu   Rd, Rs	hi, lo = $Rs * Rt$ (unsigned, hi = high 32 bits, lo = low 32 bits)