
PipeManager Unit
stallStatus
stageDEMWValid
clear_F
stall_F
disableInstructionLoad
disablePCAdder_F_i
waitRequest_F_o
clear_D
stall_D
rs1Addr_D
rs2Addr_D
clear_EC
stall_EC
memRead_E
memWrite_E
forwardB_E_i
forwardA_E_i
rs1Addr_E
rs2Addr_E
rd_E
jumpOrBranch
pauseCore_E_o
cleanPipe_C_o
coldDownPipe_C_o
stallPipe_C_o
clear_M
stall_M
rd_M
disableLoadStore
regWrite_M
waitRequest_M_o
clear_W
stall_W
rd_W
regWrite_W
AddressGeneration
changePCSrc_C_o_A_i
changePCSrc_E_o_A_i
nextPC_A_i
PCTarget_E_o_A_i
PCTarget_C_o_A_i
selectedPC_A_o
PC_A_o
changePCSrc
Register
enable
clear
Fetch
stall_F_i
instCountEn_F_o
stageSignalValid_F_o
disableInstructionLoad_F_i
instruction_F_o
disablePCAdder_F_i
PC_F_i
PC_F_o
32'd4
32'd2
32'd0
nextPC_F_o
instructionMemoryReadRequest_F_o
instMemWaitRequest_F_i
instMemWaitRequest_F_o
InstructionLoadUnit
instructionMemoryData_F_i
instructionMemoryAddress_F_o
Decode
stall_D_i
instCountEn_D_i
instCountEn_D_o
stageSignalValid_D_i
stageSignalValid_D_o
pause_D_o
system_D_o
writeBackSrcSelect_D_o
branch_D_o
jump_D_o
regWrite_D_o
memRead_D_o
memWrite_D_o
ALUOpcode_D_o
ALUSrcAType_D_o
ALUSrcBType_D_o
funct3_D_o
opcode
funct3
funct5
funct7
funct12
control unit
immExtendSelect
instruction_D_i
Extend Unit
immExtend_D_o
PC_D_i
PC_D_o
nextPC_D_i
nextPC_D_o
funct12_D_o
rs1Data_D_i
rs1Data_D_o
rs2Data_D_i
rs2Data_D_o
rs1Addr_D_o
rs2Addr_D_o
rd_D_o
RegisterFile
rs1_addr
rs2_addr
rs1_data
rs2_data
rd_addr
rd_data
rd_write_enable
rs1Data_D_i
rs2Data_D_i
stageDEValid
Execute
changePCSrc_E_o_A_i
pauseCore_E_o
stall_E_i
instCountEn_E_i
instCountEn_E_o
stageSignalValid_E_i
stageSignalValid_E_o
pauseUnit
pause_E_i
pause_E_o
writeBackSrcSelect_E_i
writeBackSrcSelect_E_o
branch_E_i
jump_E_i
Branch Decision
regWrite_E_i
regWrite_E_o
memRead_E_i
memRead_E_o
memWrite_E_i
memWrite_E_o
ALUOpcode_E_i
ALUSrcAType_E_i
ALUSrcBType_E_i
funct3_E_i
funct3_E_o
forwardA_E_i
forwardB_E_i
srcA
srcB
ALU
ALUResult_E_o
immExtend_E_i
PC_E_i
nextPC_E_i
nextPC_E_o
exeResult_M_o_E_i
writeBackResult_W_o_E_i
rs2Data_E_o
rs1Data_E_i
rs1Data_E_o
rs2Data_E_i
rs1Addr_E_i
rs2Addr_E_i
rd_E_i
rd_E_o
stageDEMValid
Memory
stall_M_i
instCountEn_M_i
instCountEn_M_o
stageSignalValid_M_i
stageSignalValid_M_o
writeBackSrcSelect_M_i
regWrite_M_i
regWrite_M_o
memRead_M_i
memWrite_M_i
funct3_M_i
exeResult_M_i
writeBackResult_M_o
00
01
10
exeResult_M_o
nextPC_M_i
disableLoadStore_M_i
waitRequest_M_i
rs2Data_M_i
memWrite_M_o
memRead_M_o
waitRequest_M_o
memDataIn_M_o
memDataOut_M_o
Load Store Unit
memAccessType_M_o
memAddress_M_o
memDataOut_M_i
rd_M_i
stageDEMWValid
Writeback
stall_W_i
instCountEn_W_i
instCountEn_W_o
stageSignalValid_W_i
stageSignalValid_W_o
regWrite_W_i
regWrite_W_o
writeBackResult_W_i
writeBackResult_W_o
rd_W_i
rd_W_o
CSR Unit
funct3_C_i
systemInst_C_i
instCountEn_C_i
stageDEMWValid_C_i
pmCounterEn_C_i
PC_E_o_C_i
PC_A_o_C_i
rs1Data_C_i
rdAddr_C_i
uimm_C_i
funct12_C_i
cleanPipe_C_o
stallPipe_C_o
coldDownPipe_C_o
changePCSrc_C_o
changeExeSrc_C_o
rdData_C_o
PCTarget_C_o
instructionMemoryAddress
instructionMemoryData
Instruction Memory
dataMemoryWriteData
dataMemoryAddress
dataMemoryReadRequest
dataMemoryWriteRequest
dataMemoryAccessMode
dataMemoryReadData
MemoryWaitRequest
Data Memory


CSR Unit
CSRController
32'd0
CSRWriteUnit
mvendorid
marchid
mimpid
mhartid
mconfigptr
mstatus
misa
mie
mtvec
mscratch
mepc
mcause
mtval
mip
mcpirate
mcpictrl
minstret
mcycle
mhpmcounter3
mhpmcounter4
(changePCSrc)
mhpmcounter5
mhpmcounter6
mhpmcounter7
(CSRAccess)
mcountinhibit
CSRReadUnit
mtvec
mcause
mepc
return
CSRTrapsPCGenerator
targetPC
stallPipe_C_o
cleanPipe_C_o
coldDownPipe_C_o
rdData_C_o
PCTarget_C_o
changeExeSrc_C_o
changePCSrc_C_o
wfi
irq
CSRSleepingUnit
stallCore
priv
CPIRate
CPICTRL
CPIManagerUnit
CSRInterruptController
mret
ecall
raiseInterrupt
interruptCause
mstatus
PC_E_o
PC_A_o
CSRTrapHandler
changePCSrc
return
cleanPipe
mcauseEn
mcauseNewData
mtvalEn
mtvalNewData
mepcEn
mepcNewData
mstatusEn
mstatusNewData


CSRSleepingUnit
wfi
irq
stallCore