
r_en
empty
rclk
wclk
w_en
full
b_rptr[3:0]
b_wptr[3:0]
data_in[7:0]
data_out1_i
I0
O
RTL_INV
data_out0_i
I1
RTL_AND
RTL_INV
I0
O
RTL_INV
RTL_AND
I0
I1
O
RTL_AND
fifo_reg
WCLK
WE2
RA1[2:0]
WA2[2:0]
WD2[7:0]
RO1[7:0]
RTL_RAM
data_out_reg[7:0]
C
CE
D
Q
RTL_REG
data_out[7:0]