
q1_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
d_out_i
S=1'b0
I0
S=default
I1
O
S
RTL_MUX
rst_n
clk
d_in[2:0]
q1_reg[2:0]
RST
C
D
Q
RTL_REG_SYNC
d_out_reg[2:0]
RST
C
D
Q
RTL_REG_SYNC
d_out[2:0]