
g_wptr_next0_i
I1
I2
I0[3:0]
>>
O[3:0]
RTL_RSHIFT
g_wptr_next_i
I0[3:0]
I1[3:0]
O[3:0]
RTL_XOR
g_wptr_reg[3:0]
CLR
C
D
Q
RTL_REG_ASYNC
g_wptr[3:0]
g_rptr_sync[3:0]
wfull0_i
I0[1:0]
O[1:0]
RTL_INV
wfull_i
I0[3:0]
I1[3:0]
=
O
RTL_EQ
b_wptr_reg[3:0]
RTL_REG_ASYNC
b_wptr[3:0]
wrst_n
wclk
w_en
b_wptr_next0_i
RTL_AND
b_wptr_next1_i
RTL_INV
b_wptr_next_i
+
RTL_ADD
full_reg
RTL_REG_ASYNC
full