# "Design and Implementation of an 8-bit Booth's Multiplier Using Behavioural Verilog"

#### 1.Abstract

The Booth's multiplier is an efficient algorithm for multiplying binary numbers, leveraging the principle of Booth's coding to reduce the number of required addition operations. This Verilog implementation of an 8-bit Booth's multiplier demonstrates a hardware design that performs signed multiplication by simulating Booth's algorithm in a sequential manner. The result is a 16-bit product of two 8-bit signed integers.

#### 2. Introduction

Multiplication of binary numbers is a fundamental operation in digital systems, utilized in various applications ranging from arithmetic operations in processors to digital signal processing. Booth's multiplication algorithm optimizes this process by minimizing the number of addition and subtraction operations required. This report provides a detailed overview of the 8-bit Booth's multiplier implemented in Verilog, describing its design, functionality, and efficiency.

## 3. History of Booth's Multiplier

Booth's algorithm, developed by Andrew Donald Booth in 1950, was initially designed to improve the speed of multiplication operations in computer arithmetic. The algorithm was particularly effective in handling binary numbers with large sequences of zeros and ones, thereby reducing the number of necessary arithmetic operations. Booth's approach to encoding the multiplicand and adjusting the partial products dynamically became a foundation for designing efficient digital multipliers.

# 4.Algorithm

```
Add comp2s In1 to Accu1: Accu1 = Accu1 + comp2s In1.
              Perform Arithmetic Right Shift: Accu1 = {Accu1[16], Accu1[16:1]}.
              Default:
                    End Loop
5)Set Product
       Product = Accu1[16:1].
6)End
5.Clk_divider module(Design source)
'timescale 1ns / 1ps
module Clk divider(
  input clk in,
  output reg clk out
);
integer counter;
// Initial values for clk out and counter
initial begin
  clk out = 0;
  counter = 0;
end
always @(posedge clk in)
begin
    counter <= counter + 1;</pre>
    if (counter == 6) // Say counter == K. where K can be calculated as
                       [(Desired Time period of output clock)*(10^8)]
    begin
       clk out <= ~clk out;
       counter \leq 0;
     end
end
```

endmodule


## **6.8bit Booths Multiplier module (Design Source)**

```
'timescale 1ns / 1ps
module Booths Multiplier 8bit(clk out,clk in,Product,In1,In2);
input clk in;
input [7:0]In1;
input [7:0]In2;
output reg [15:0]Product;
output clk out;
integer i:
reg [16:0]comp2s In1,Accu0,Accu1;
Clk divider C1(clk in,clk out);
always @ (posedge clk out) // Positive edge triggred operations
begin
    comp2s In1 = {\sim}In1 + 1'b1,9'b0000000000; // 2s complement of In1
    Accu0 = \{In1,9'b0000000000\};
    Accu1 = \{8'b00000000, In2, 1'b0\};
    for(i=0; i<8; i=i+1)
    begin
    case(Accu1[1:0])
    2'b00: Accu1 = {Accu1[16], Accu1[16:1]}; // Performing Signed right shift
    2'b01: begin
           Accu1 = Accu1 + Accu0;
           Accul = {Accul[16], Accul[16:1]}; // Performing Signed right shift
        end
    2'b10: begin
           Accu1 = Accu1 + comp2s In1;
           Accul = {Accul[16], Accul[16:1]}; // Performing Signed right shift
    2'b11: Accu1 = {Accu1[16], Accu1[16:1]}; // Performing Signed right shift
    default : Accu1 = 17'bxxxxxxxxxxxxxxxx;
    endcase
    end // end of the loop
Product = Accu1[16:1];
end // end of always block
endmodule
```

## 7. Test Bench (Simulation Source)

```
'timescale 1ns / 1ps
module Booths Multiplier 8bit tb();
// Inputs
reg clk-in;
reg [7:0] In1;
reg [7:0] In2;
// Outputs
wire [15:0] Product;
wire clk out;
Booths Multiplier 8bit dut (clk_in,clk_out,Product,In1,In2);
       initial begin
       // Initialize Inputs
       clk in = 0;
       forever #2 clk_in =~clk_in;
       end
initial begin
       In1 = 8'h04; // In1 = 4
       In2 = 8'h0a; // In2=10
       #4
       In1 = 1; // In1 = 1
       In2 = -1; // In2 = -1
       In1 = 8'h06; // In1 = 6
       In2 = 8'h02; // In2 = 2
       In1 = 8'b00000111; // In1=7
       In2 = 8'b1000; // In2 = 8
       In1 = 8'h02; // In1=2
       In2 = 8'h1a; // In2 = 26
       #4
       In1 = 8'h02; //In1=2
       In2 = 8'h0b; //In2=11
       #4
       In1 = 8'h06; //In1=6
       In2 = 8'h05; //In2=5
       #4
       In1 = 10;
       In2 = -11;
       #4
       In1 = -5;
       In2 = -5;
       #4 $finish;
end
endmodule
```

#### 7. Simulation Results




## 8. Constraint File (For Artix-7 Nexys 4 DDR)


```
#clock
clk in \];
create clock -add -name sys clk pin -period 10.00 -waveform {0.5} [get ports {clk in}];
#Switches
set property -dict { PACKAGE PIN J15 IOSTANDARD LVCMOS33 } [get ports {
In1[0] \}];
set property -dict { PACKAGE PIN L16 IOSTANDARD LVCMOS33 } [get ports {
In1[1] }];
set property -dict { PACKAGE PIN M13 IOSTANDARD LVCMOS33 }[get ports {
In1[2] \}];
set property -dict { PACKAGE PIN R15 IOSTANDARD LVCMOS33 } [get ports {
In1[3] \}];
set property -dict { PACKAGE PIN R17 IOSTANDARD LVCMOS33 } [get ports {
In1[4] }];
set property -dict { PACKAGE PIN T18 IOSTANDARD LVCMOS33 } [get ports {
In1[5] }];
set property -dict { PACKAGE PIN U18 IOSTANDARD LVCMOS33 } [get ports {
In1[6] }];
set property -dict { PACKAGE PIN R13 IOSTANDARD LVCMOS33 } [get ports {
set property -dict { PACKAGE PIN T8 IOSTANDARD LVCMOS18 } [get ports {
In2[0] }];
```

```
set property -dict { PACKAGE PIN U8 IOSTANDARD LVCMOS18 } [get ports {
In2[1] }];
set property -dict { PACKAGE PIN R16 IOSTANDARD LVCMOS33 } [get ports {
In2[2] }];
set property -dict { PACKAGE PIN T13 IOSTANDARD LVCMOS33 } [get ports {
In2[3];
set property -dict { PACKAGE PIN H6 IOSTANDARD LVCMOS33 } [get ports {
In2[4] }];
set property -dict { PACKAGE PIN U12 IOSTANDARD LVCMOS33 } [get ports {
In2[5] }];
set property -dict { PACKAGE PIN U11 IOSTANDARD LVCMOS33 } [get ports {
In2[6] }];
set property -dict { PACKAGE PIN V10 | IOSTANDARD LVCMOS33 } [get ports {
In2[7] }];
# LEDs
set property -dict { PACKAGE PIN H17 IOSTANDARD LVCMOS33 } [get ports {
Product[0] }];
set property -dict { PACKAGE PIN K15 IOSTANDARD LVCMOS33 } [get ports {
Product[1] }];
set property -dict { PACKAGE PIN J13 IOSTANDARD LVCMOS33 } [get ports {
Product[2] \}];
set property -dict { PACKAGE PIN N14 IOSTANDARD LVCMOS33 } [get ports {
Product[3] }];
set property -dict { PACKAGE PIN R18 IOSTANDARD LVCMOS33 } [get ports {
Product[4] }];
set property -dict { PACKAGE PIN V17 IOSTANDARD LVCMOS33 } [get_ports {
Product[5] \}];
set property -dict { PACKAGE PIN U17 IOSTANDARD LVCMOS33 } [get ports {
Product[6] }];
set property -dict { PACKAGE PIN U16 IOSTANDARD LVCMOS33 } [get ports {
Product[7] \}];
set property -dict { PACKAGE PIN V16 | IOSTANDARD LVCMOS33 } [get ports {
Product[8] }];
set property -dict { PACKAGE PIN T15 IOSTANDARD LVCMOS33 } [get ports {
Product[9] \}];
set property -dict { PACKAGE PIN U14 IOSTANDARD LVCMOS33 } [get ports {
Product[10] }];
set property -dict { PACKAGE PIN T16 IOSTANDARD LVCMOS33 } [get ports {
Product[11] }];
set property -dict { PACKAGE PIN V15 IOSTANDARD LVCMOS33 } [get ports {
Product[12] }];
set property -dict { PACKAGE PIN V14 IOSTANDARD LVCMOS33 } [get ports {
Product[13] }];
set property -dict { PACKAGE PIN V12 IOSTANDARD LVCMOS33 } [get ports {
Product[14] }];
set property -dict { PACKAGE PIN V11 IOSTANDARD LVCMOS33 } [get ports {
Product[15] }];
```

# 9. Power Report



## 10. Timing Report



#### 11.Conclusion

This report presents the design and implementation of an 8-bit Booth's multiplier in Verilog. By leveraging Booth's algorithm, the multiplier efficiently handles binary multiplication with fewer addition and subtraction operations. The design is suitable for digital systems requiring efficient arithmetic operations, demonstrating the practical application of historical algorithms in modern hardware design.

#### 12.References

- 1)Booth, A. D. "A signed binary multiplication technique." Quarterly Journal of Mechanics and Applied Mathematics 4.2 (1951): 236-240.
- 2) Mano, M. Morris, and Michael D. Ciletti. "Digital Design." Pearson, 2013.
- 3) Wakerly, John F. "Digital Design: Principles and Practices." Pearson, 2018