

Lab 3 – Single Cycle Processor

Overview

The scope of this lab is to explore the implementation of a single cycle processor in Verilog. Through these implementations, I expect to learn more about how processors work and the function of each sub-component of a processor.

Modules implemented

Diagram with all Modules labelled:




Figure 1: Diagram of Module Names

Primary Control (primarycontrol.v)

The primary control takes in the first 6 bits of the instruction from the instruction memory and then sends controlling signals to various parts of the processor. There are four different combinations of inputs that my primary control accepts and then accordingly assigns values to the 8 different outputs. These outputs can be seen in Figure 2 for verification that they are as intended.




Figure 2: primarycontrol.vwf showing the correct outputs for Primary Control module

Registers (registers.v)

The registers module has 32 registers of 32 bits each. The module can read two registers at once and output their values to read data 1 and read data 2 outputs. It can also write to the register address in Write Register input with data in Write Data when RegWrite in from the primary control is asserted high. Figure 3 shows the correct operation of Registers with examples of the reset line working, the “regAdd1” and “regAdd2” retrieving items from registers and then outputting to “out1” and “out2” respectively, and “regWrite” from the primary control and “wdata”, “wreg” working to write to two different registers.




Figure 3: registers.vwf showing the correct outputs for registers module

Instruction Memory (instructionmemory.v)

The instruction memory has 32 memory locations of 32 bits each. It takes an input from program counter which corresponds to each memory location, shifts this input to the right by 2 so that the locations are correctly referenced, and then outputs the data stored in the referenced location. The correct operation is shown in Figure 4. The VWF shows binary 0100 which is decimal 4th address in the memory location. This shifted to the right by 2, thus index 1 in the memory location is accessed. Which is correctly shown as the output.




Figure 4: instructionmemory.vwf showing the correct output for the instruction memory module

Data Memory (datamemory.v)

The data memory has 32 memory locations of 32 bits each. It is capable of writing and reading from this memory. Reading is always taking place, whereas writing only occurs when the memwrite input from the primary control is asserted high. Figure 5 shows the correct functioning of the data memory module. The VWF shows the accessing of memory location “4” (index 1) and the output is in “outdata” output. The writing functionality is shown in the third cycle where “memwrite” is asserted high and write data, “wdata” is 50. The reset functionality is shown near the end of the VWF where the reset line is high and the value in memory location 8 is reset to 300. output “m” can be ignored, it was only used for debugging and is used to show that the output of the mips code is stored mipmarin the correct location and has the correct value.




Figure 5: datamemory.vwf showing the correct output for the data memory module

ALU (alu.v)

The ALU module is responsible for doing arithmetic on two sets of 32 bit inputs. It performs 5 different kinds of operations based on the 4 bit input from the ALU Control. Figure 6 shows the correct output for the module. The five different values correspond to instructions for “AND”, “OR”, “Addition”, “Subtraction”, and “Set Less Than” Respectively. The correct output is shown in the “out” output field. The correct functioning of zero is shown for the last case where “out” is zero.




Figure 6: alu.vwf showing the correct output for the ALU Module

ALU Control (alucontrol.v)

The ALU Control module is responsible for selecting the type of calculation that the ALU does. It takes in an ALU op code from the primary control as well as a funct value if it is doing a r-type arithmetic calculation. Figure 7 shows the correct “outalu” output selection for what goes to the ALU based on different combinations of “inaluop” and “infunct”.




Figure 7: alucontrol.vwf showing the correct output for the ALU Control Module

Sign Extender (signextender.v)

The sign extender module is responsible for extending the most significant bit of a 16 bit input to the more significant 16 bits of a 32 bit output. Figure 8 shows the correct output, “b”, for two different combinations of “a”.




Figure 8: signextender.vwf showing the correct output for the Sign Extender Module

Thirty-Two Bit Adder (thirtytwobitadder.v)

The thirty two bit adder module adds two thirty two bit numbers and outputs the result. The correct output "outc" is shown in Figure 9 for two different combinations of inputs "ina" and "inb".




Figure 9: thirtytwobitadder.vwf showing the correct output for the Thirty-Two Bit Adder

Thirty-Two Bit Mux (mux.v)

The thirty two bit mux module selects a 32 bit output based on the control input. Figure 10 shows the selection of "a" or "b" inputs and then outputting them to "out" based on the input "control".




Figure 10: mux.vwf showing the correct output for the Thirty-Two Bit Mux Module

Five Bit Mux (fivebitmux.v)

The five bit mux module selects a 5 bit output based on the control input. Figure 11 shows the selection of "a" or "b" inputs and then outputting them to "out" based on the input "control". This is the same as the Thirty-Two Bit Module except it is for 5 bits.




Figure 11: fivebitmux.vwf showing the correct output for the Five Bit Mux Module


Single Cycle Processor (singlecycleprocessor.v)

The functioning of the whole processor which is the Single Cycle Processor Module will be shown in the next section in Figure 13a/b.

MIPS Code Explanation

The MIPS Code starts by setting 0 as the base address to reference variables in data memory from. Then it loads a,b,c,d,i,j into registers. I loaded i and j into index 2 and 3 respectively which is location 8 and 12 in byte addressing. After that, the set less than and beq was used to replicate the $i > j$ if statement. Based on this beq and another beq in replacement of a jump, the path followed is chosen. At the end, after all the arithmetic is done, the final value is stored in data memory at location 24, index 6. MIPS code is saved as mipsSCP.asm.

The correct execution of the MIPS code is shown in Figure 12a/b and the correct execution of the Verilog code is shown in Figure 13a/b. Figure 13b also shows the functionality of the reset line.

Figure 12a: Correct execution of MIPS code with f stored at index 6 for $i = -10$, $j = 10$




Figure 12b: Correct execution of MIPS code with f stored at index 6 for i = 20, j = 10




Figure 13a: caseoneexecution.vwf showing the correct execution of Verilog code with f stored at index 6 for i = -10, j = 10, f is shown as debug output field. The aluresult field shows the output of the alu.




Figure 13b: casetwoexecution.vwf showing the correct execution of Verilog code with f stored at index 6 for i = 20, j = 10, f is shown as debug output field. The aluresult field shows the output of the alu.