Lab 11

Tasks to be done in this Lab:

1. Create a custom AXI4 Lite IP to perform the following operation


$Q = X/T + sqrt(\alpha ln(N)/T)$

2. Test the functionality using the testbench


Topics to explore: 1) Custom AXI IP Creation

Part -1


- 1. Create a new Vivado Project.
- 2. At the next window, tick "Do not specify sources at this time."
- 3. In the board selection window, select Zybo Z7-10 and click on Finish in the next window.
- 4. Go to Tools->Create and Package New IP.




- 5. Click on Next.
- 6. In the next window, select the "create a new AXI4 Peripheral Option" and click on Next.




7. Add the name of yor IP and see the IP Location (A folder with the name ip_repo will be created in your working directory). The version of the IP will change whenever you will edit and repackage the IP in future




8. In the next window, keep the default option. You will be briefed about these options in the Lecture.




9. In the next window, select the edit IP option and click on Finish.




10. In the edit IP window you will see two Verilog files already created with the default codes for the AXI Lite. The top-level file contains a module which implements the AXI4-LITE interfacing logic, and an example design to write to and read from the number of registers we specified. We will make changes in these codes to customize the IP according to out needs.



11. Add a new Verilog source. This will contain the verilog code for the floating point operation. The code will written for the function Q= X/T + sqrt(alpha ln(N/T)). The code for this module is given below for your reference. Add the floating point IP with the required operation to your project. While adding the source, the File Location field will be empty. Enter the location of your IP in the ip_repo.





`timescale 1ns / 1ps

```
module q_function_calc(
   input clk,
    input s_aresetn,
    input [31:0] alpha,
    input alpha valid,
    output alpha_ready,
    input [31:0] x,
    input x_valid,
    output x_ready,
    input [31:0] t,
    input t_valid,
    output t_ready,
    input [31:0] n,
    input n_valid,
    output n_ready,
    output [31:0] q,
    output q_valid
    );
    wire [31:0] float_x;
    wire float_x_valid, float_x_ready;
```

```
floating point fix2float float x ip (
                                                // input wire aclk
  .aclk(clk),
  .aresetn(s aresetn),
                                                   // input wire aresetn
  .s axis a tvalid(x valid),
                                       // input wire s axis a tvalid
                                         // output wire s axis a tready
   .s_axis_a_tready(x_ready),
                                   // input wire [31 : 0] s axis a tdata
   .s axis a tdata(x),
   .m axis_result_tvalid(float_x_valid), // output wire m axis_result_tvalid
   .m_axis_result_tready(float_x_ready), // input wire m_axis_result tready
   .m axis result tdata(float x) // output wire [31 : 0] m axis result tdata
 wire [31:0] float t;
 wire float t valid, float t ready;
 floating_point_fix2float float_t_ip (
  .aclk(clk),
                                                // input wire aclk
                                                   // input wire aresetn
  .aresetn(s aresetn),
                                        // input wire s axis a tvalid
  .s axis a tvalid(t valid),
                                        // output wire s axis a tready
  .s axis a tready(t ready),
                                    // input wire [31 : 0] s axis a tdata
  .s axis a tdata(t),
   .m axis result tvalid(float t valid), // output wire m axis result tvalid
   .m axis result tready(float t ready), // input wire m axis result tready
   .m axis result tdata(float t) // output wire [31 : 0] m axis result tdata
 );
 wire [31:0] float n;
 wire float n valid, float n ready;
wire [31:0] float n;
wire float n valid, float n ready;
floating point fix2float float n ip (
 .aclk(clk),
                                                // input wire aclk
                                                  // input wire aresetn
  .aresetn(s_aresetn),
                                      // input wire s_axis_a_tvalid
 .s axis a tvalid(n valid),
 .s_axis_a_tready(n_ready), // output wire s_axis_a_tready
.s_axis_a_tdata(n), // input wire [31 : 0] s_axis_a_tdata
  .m_axis_result_tvalid(float_n_valid), // output wire m_axis_result_tvalid
  .m_axis_result_tready(float_n_ready), // input wire m_axis_result_tready
  .m axis result tdata(float n) // output wire [31 : 0] m axis result tdata
wire [31:0] float alpha;
wire float_alpha_valid, float_alpha_ready;
floating point fix2float float alpha ip (
                                                // input wire aclk
 .aclk(clk),
 .aresetn(s aresetn),
                                                  // input wire aresetn
                                   // input wire s_axis_a_tvalid
// output wire s_axis_a_tready
// input wire [31 : 0] s_axis_a_tdata
 .s_axis_a_tvalid(alpha_valid),
 .s axis_a_tready(alpha_ready),
  .s axis a tdata(alpha),
  .m_axis_result_tvalid(float_alpha_valid), // output wire m_axis_result_tvalid
  .m_axis_result_tready(float_alpha_ready), // input wire m_axis_result_tready
  .m_axis_result_tdata(float_alpha) // output wire [31 : 0] m_axis_result_tdata
```

```
wire [31:0] xdivt;
        wire xdivt_valid, xdivt_ready;
        floating_point_div xdivt_ip (
                                                   // input wire aclk
         .aclk(clk),
         .aresetn(s_aresetn),
                                                       // input wire aresetn
         .s_axis_a_tvalid(float_x_valid),
                                                   // input wire s_axis_a_tvalid
         .s_axis_a_tready(float_x_ready),
                                                   // output wire s_axis_a_tready
         .s_axis_a_tdata(float_x),
                                             // input wire [31 : 0] s_axis_a_tdata
                                              // input wire s_axis_b_tvalid
          .s_axis_b_tvalid(float_t_valid),
                                          // output wire s_ani___
// input wire [31 : 0] s_axis_b_tdata
          .s axis b tready(float t ready),
         .s axis b tdata(float t),
         . \verb|m_axis_result_tvalid| (\verb|xdivt_valid|) , | // output | wire | \verb|m_axis_result_tvalid|
         .m axis result tready(xdivt ready), // input wire m axis result tready
         .m_axis_result_tdata(xdivt) // output wire [31 : 0] m_axis_result_tdata
        wire [31:0] log_n;
        wire log_n_valid, log_n_ready;
        floating point ln log n ip (
         .aclk(clk),
                                                   // input wire aclk
                                                       // input wire aresetn
         .aresetn(s aresetn),
                                          // input wire s_axis_a_tvalid
// output wire s_axis_a_tready
// input wire [31 : 0] s_axis_a_tdata
         .s_axis_a_tvalid(float_n_valid),
         .s_axis_a_tready(float_n_ready),
         .s axis a tdata(float n),
         .m_axis_result_tvalid(log_n_valid), // output wire m_axis_result_tvalid
         .m_axis_result_tready(log_n_ready), // input wire m_axis_result_tready
         .m_axis_result_tdata(log_n) // output wire [31 : 0] m_axis_result_tdata
wire [31:0] log n byt;
wire log_n_byt_valid, log_n_byt_ready;
floating_point_div log_n_byt_ip (
 .aclk(clk),
                                               // input wire aclk
  .aresetn(s aresetn),
                                                   // input wire aresetn
                                          // input wire s_axis_a_tvalid
  .s axis a tvalid(log n valid),
  .s axis a tready(log n ready),
                                            // output wire s axis a tready
                                       // input wire [31 : 0] s axis a tdata
  .s_axis_a_tdata(log_n),
                                             // input wire s_axis_b_tvalid
  .s axis b tvalid(float t valid),
   .s_axis_b_tready(float_t_ready),
                                                // output wire s_axis_b_tready
 .s axis b tdata(float t),
                                         // input wire [31 : 0] s axis b tdata
  .m_axis_result_tvalid(log_n_byt_valid), // output wire m_axis_result_tvalid
  .m axis result tready(log n byt ready), // input wire m axis result tready
  .m axis result tdata(log n byt) // output wire [31 : 0] m axis result tdata
);
wire [31:0] alpha lnt;
wire alpha lnt valid, alpha lnt ready;
floating_point_mul alpha_lnt_ip (
  .aclk(clk),
                                               // input wire aclk
                                                  // input wire aresetn
  .aresetn(s_aresetn),
                                                  // input wire s axis a tvalid
  .s axis a tvalid(float alpha valid),
  .s axis a_tready(float_alpha_ready),
                                                  // output wire s axis a tready
  .s axis a tdata(float alpha),
                                            // input wire [31 : 0] s axis a tdata
                                              // input wire s_axis_b_tvalid
  .s_axis_b_tvalid(log_n_byt_valid),
  .s_axis_b_tready(log_n_byt_ready),
                                                 // output wire s axis b tready
                                          // input wire [31 : 0] s_axis_b_tdata
  .s_axis_b_tdata(log_n_byt),
  .m_axis_result_tvalid(alpha_lnt_valid), // output wire m_axis_result_tvalid
  .m_axis_result_tready(alpha_lnt_ready), // input wire m_axis_result_tready
  .m axis result tdata(alpha lnt) // output wire [31 : 0] m axis result tdata
);
```

```
wire [31:0] sqrt lnt;
    wire sqrt lnt valid, sqrt lnt ready;
    floating point sqrt sqrt lnt ip (
      .aclk(clk),
                                                 // input wire aclk
      .aresetn(s aresetn),
                                                    // input wire aresetn
     .s_axis_a_tvalid(alpha_lnt_valid), // input wire s_axis_a_tvalid
.s_axis_a_tready(alpha_lnt_ready), // output wire s_axis_a_tready
.s_axis_a_tdata(alpha_lnt), // input wire [31:0] s_axis_a_tdata
     .m axis result tvalid(sqrt lnt valid), // output wire m axis result tvalid
     .m_axis_result_tready(sqrt_lnt_ready), // input wire m_axis_result_tready
     .m axis result tdata(sqrt lnt) // output wire [31 : 0] m axis result tdata
   floating point add qf ip (
                                                // input wire aclk
     .aclk(clk),
                                                    // input wire aresetn
     .aresetn(s aresetn),
     .m axis result tvalid(q valid), // output wire m axis result tvalid
     .m_axis_result_tready(1'b1), // input wire m_axis_result_tready
     .m_axis_result_tdata(q) // output wire [31 : 0] m_axis_result_tdata
   );
endmodule
```

12. Next, we will create the driver/top module of the Q function module we created above which will provide the necessary signals to the Q function module. Add a new design source and write the following code.

```
`timescale 1ns / 1ps
module q_function_top(
   input clk,
   input s_aresetn,
   input [31:0] x,
   input [31:0] t,
   input [31:0] n,
   input [31:0] alpha,
   input inform valid, //This will go high whenever new set of values come from the SDK
   output reg [31:0] q = 0
   reg inform valid prev = 0;
   always@(posedge clk) // To check the transition of inform valid from 0 to 1 we are storing the value
     inform valid prev <= inform valid;
    wire t_ready, x_ready, n_ready, alpha_ready;
   reg t_valid = 0, x_valid = 0, n_valid = 0, alpha_valid = 0;
   reg [1:0] count t next = 0, count t reg = 0;
    reg [1:0] count_x_next = 0, count_x_reg = 0;
   reg [1:0] count n next = 0, count n reg = 0;
    reg [1:0] count_alpha_next = 0, count_alpha_reg = 0;
```

ELD Lab Handout

```
always@(posedge clk)
begin
       count t reg <= count t next;</pre>
end
   always@(*)
  begin
       if (t ready == 1'b1 && t valid == 1'b1) // Handshake happened for T and hence the T valid should go low
           count t next = 2;
       else if (count t reg == 2)
           count t next = 3;
   end
always@(*)
begin
    if (inform valid prev == 0 && inform valid == 1'bl) //Whenever there is a transition form 0-->1 in inform valid set the valid signals high for X, T, N, alpha
       t valid = 1;
    else if (count t reg == 2) // Whenever the value of count t reg==2 de-assert the T valid
       t valid = 0;
end
always@(posedge clk)
begin
       count_x_reg <= count_x_next;</pre>
end
   always@(*)
       if (x ready == 1'b1 && x valid == 1'b1) // Handshake happened for X and hence the T valid should go low
           count x next = 2;
       else if (count x reg == 2)
           count_x_next = 3;
   end
always@(*)
begin
    if (inform_valid_prev == 0 && inform_valid == 1'b1)
        x valid = 1;
    else if (count x reg == 2) // Whenever the value of count t reg==2 de-assert the X valid
         x \text{ valid} = 0;
end
always@(posedge clk)
begin
         count_n_reg <= count_n_next;</pre>
end
   always@(*)
  begin
        if (n ready == 1'b1 && n valid == 1'b1)
            count n next = 2;
         else if (count_n_reg == 2)
            count n next = 3;
   end
always@(*)
begin
    if (inform valid prev == 0 && inform valid == 1'b1)
         n valid = 1;
    else if (count t reg == 2)
         n valid = 0;
```

ELD Lab Handout

```
always@(posedge clk)
begin
         count_alpha_reg <= count_alpha_next;</pre>
end
   always@(*)
   begin
         if (alpha ready == 1'b1 && alpha valid == 1'b1)
             count_alpha_next = 2;
         else if (count alpha reg == 2)
             count_alpha_next = 3;
   end
always@(*)
begin
    if (inform_valid_prev == 0 && inform_valid == 1'b1)
        alpha_valid = 1;
    else if (count_alpha_reg == 2)
        alpha valid = 0;
end
wire [31:0] q int;
wire q_int_valid;
wire [31:0] q int;
wire q_int_valid;
q function calc u1(
   .clk(clk),
   .s_aresetn(s_aresetn),
   .alpha(alpha),
    .alpha valid(alpha valid),
    .alpha ready(alpha ready),
    .x(x),
   .x_valid(x_valid),
   .x_ready(x_ready),
    .t(t),
    .t valid(t valid),
   .t_ready(t_ready),
   .n(n),
   .n valid(n valid),
    .n_ready(n_ready),
    .q(q_int),
    .q_valid(q_int_valid)
);
always@(posedge clk)
                     // We are assigning the result to Q, only when Q vaild from the floating point IP goes high.
   if(q int valid)
       q <= q int;
```

endmodule

13. Next, we need to make changes in the QFunc_IP_v1_0_S00_AXI file. This will provide the X,N,T,alpha and inform_valid signals to the q_function_top module.No changes needs to done in QFunc_IP_v1_0.

Change 1:

```
// Add user logic here
wire [31:0] X, T, N, alpha;
// A 32-bits number will be written to slv reg 0 from the SDK and then we will assign X,T,N and alpha according to
//following logig
assign X = slv reg0[31:24];
assign T = slv reg0[23:16];
assign N = slv reg0[15:8];
assign alpha = slv reg0[7:0];
q function top u1(
    .clk(S AXI ACLK),
    .s aresetn(S AXI ARESETN),
    .x(X),
    .t(T),
    .n(N),
    .alpha(alpha),
    .inform valid(S AXI WVALID && (axi awaddr[ADDR LSB+OPT MEM ADDR BITS:ADDR LSB] == 2'h0)),//inform valid will go high
    // whenever new data is writtenon slv reg 0
    .q(Q)
);
// User logic ends
```

Change 2:


```
wire [31:0] Q;
   // Implement memory mapped register select and read logic generation
   // Slave register read enable is asserted when valid address is available
   // and the slave is ready to accept the read address.
   assign slv reg rden = axi arready & S AXI ARVALID & ~axi rvalid;
   always @(*)
   begin
          // Address decoding for reading registers
         case ( axi_araddr[ADDR_LSB+OPT_MEM_ADDR_BITS:ADDR_LSB] )
           2'h0 : reg data out <= Q;
           2'h1 : reg data out <= slv reg1;
           2'h2 : reg data out <= slv reg2;
           2'h3 : reg data out <= slv reg3;
           default : reg data out <= 0;
          endcase
    end
```

Part-2


1. Add a simulation source and write the following testbench.

```
`timescale 1ns / 1ps
module testbench();
    reg clk = 0;
    always #5 clk = ~clk;
    reg inform_valid = 0, s_aresetn = 0;
    reg [31:0] x = 0, t = 0, n = 0, alpha = 0;
    wire [31:0] q;
    q_function_top u1(
        clk,
        s aresetn,
        X,
        alpha,
        inform_valid,
    );
initial
begin
         #100 s_aresetn = 1;
         #20 x = 8'd32;
             t = 8'd55;
             n = 8'd101;
             alpha = 8'd2;
             inform_valid = 1;
         #20 inform_valid = 0;
         #300 $stop;
    end
endmodule
```


2. Run the simulation and check the correctness.




3. Next, we will package the IP. Before doing that disable the simulation file.



4. Go to package IP window and merge changes in the File Groups Window.



5. Go to Review and Package window and Re-Package IP. Close the project.



ELD Lab Handout

Homework(Graded):

1. Paste all the codes and screenshot of simulation results.

Self-Study:

Write the tesbench for verifying the Q Function IP