# TASK-4

# **INTRODUCTION**

# Objective:


To perform a functional simulation of a RISC-V Core using the provided Verilog netlist and testbench.

# Steps to Complete the Task:

### 1.create a directory:

By using mkdir file\_name create a file.

Then by using touch netlist\_file.v command create a verilog file to download the given verilog netlist. Similarly create a testbench file to download the test bench code.



#### 2.Download Files:

Obtain the Verilog netlist from the given resource (RISC-V Core Verilog Netlist).

Download the testbench from the specified resource (Testbench for RISC-V Core).

#### 3.Set Up Simulation Environment:

Ensure you have a simulation tool installed, such as iverilog (for simulation) and gtkwave (for waveform visualization).

Load the Verilog netlist and testbench into the chosen simulation tool.

```
vsduser@vsduser-VirtualBox:~$ sudo apt install iverilog gtkwave
Reading package lists... Done
Building dependency tree
Reading state information... Done
gtkwave is already the newest version (3.3.86-1).
iverilog is already the newest version (10.1-0.1build1).
0 upgraded, 0 newly installed, 0 to remove and 78 not upgraded.
vsduser@vsduser-VirtualBox:~$ gtkwave --version
Gtk-Message: 23:17:45.982: Failed to load module "canberra-gtk-module"
GTKWave Analyzer v3.3.86 (w)1999-2017 BSI
This is free software; see the source for copying conditions. There is NO
warranty; not even for MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE.
vsduser@vsduser-VirtualBox:~$ iverilog -v
Icarus Verilog version 10.3 (stable) (v10_3-42-gb98854309-dirty)
Copyright 1998-2015 Stephen Williams
   This program is free software; you can redistribute it and/or modify
  it under the terms of the GNU General Public License as published by
  the Free Software Foundation; either version 2 of the License, or
  (at your option) any later version.
  This program is distributed in the hope that it will be useful,
  but WITHOUT ANY WARRANTY; without even the implied warranty of
  MERCHANTABILITY or FITNESS FOR A PARTICULAR PURPOSE. See the
  GNU General Public License for more details.
  You should have received a copy of the GNU General Public License along
  with this program; if not, write to the Free Software Foundation, Inc.,
  51 Franklin Street, Fifth Floor, Boston, MA 02110-1301, USA.
iverilog: no source files.
Usage: iverilog [-ESvV] [-B base] [-c cmdfile|-f cmdfile]
                   [-g1995|-g2001|-g2005|-g2005-sv|-g2009|-g2012] [-g<feature>]
                  [-g1995]-g2001[-g2005]-g2005-SV[-g2009]-g2012] [-g21e6

[-D macro[=defn]] [-I includedir]

[-M [mode=]depfile] [-m module]

[-N file] [-o filename] [-p flag=value]

[-s topmodule] [-t target] [-T min|typ|max]

[-W class] [-y dir] [-Y suf] [-l file] source_file(s)
See the man page for details.
vsduser@vsduser-VirtualBox:~$
                                                                        🛐 💿 🎾 🕣 🧨 🔚 🔲 🚰 👸 🚱 🛂 Right Ctrl
                                                                                  ENG
                                                                                                           23:19
                                                                                        令のむ
                                                                                                     21-01-2025
```

### 4. Run Functional Simulation:

Simulate the RISC-V Core using the testbench.

Observe and verify the core's output signals for functional correctness.

### 5. Capture Waveforms:

Generate waveform files for the simulated design (e.g., .vcd files).

Use tools like gtkwave to capture and save waveform snapshots corresponding to the executed instructions or signals.

SARVAMANGALA B

**RV INSTITUTE OF TECHNOLOGY**