

Programme: B.Tech / M.Tech

Course Code: CT-16005

COLLEGE OF ENGINEERING, PUNE (An Autonomous Institute of Government of Maharashtra.)

END Semester Examination

Semester: III

Course Name: Digital Logic Design

E	Branch: Computer Engineering	Academic Year: 2019-20) '		
D	Ouration: 3 Hr	Max Marks: 60			
S	tudent PRN No.				
I	nstructions:				
2 3. 4.	 Figures to the right indicate the full marks. Mobile phones and programmable calculators are strictly prohib. Writing anything on question paper is not allowed. Exchange/Sharing of stationery, calculator etc. not allowed. Write your PRN Number on Question Paper. 	vited.			
			Marks	CO	PO
Q 1	a Find a cost-effective implementation of $Y(A, B, C) = (A+B)$ K-Map. Draw the logic diagrams using basic gates.	(A+B+C) $(A+C)$ Using	3	1,2	1,3
	b A digital circuit is to have a single output and four input: A, I whenever the decimal equivalent of (ABCD) ₂ is divisible by logic circuit.	· •	5	2	1,3,
	 Convert the numbers with the indicated bases. i. (4310)₅ = (?)₁₀ ii. (A9F)₁₆ = (?)₈ 	<u>.</u>	2	1	1
Q 2	a Realize $Y(A,B,C) = A'B' + B'C' + ABC$ using an 8x1 MUX. (4x1 MUX? If yes then realize.	Can it be realized with a	6	2	4
	OR				
	Generate the following Boolean functions with a PAL. Y ₃ =A'BC'D+A'BCD'+A'BCD+ABCD'				
	Y ₂ =A'BCD'+A'BCD+ABCD Y ₁ ≈A'BC'+A'BC+AB'C+ABC' Y ₀ =ABCD			ć	
	b Using only single-bit half adders, obtain a logic circuit that numbers.	can add four single-bit	4	2	1,3, 4
Q 3	 For synchronous sequence counter with sequence 2 -> 6 -> 5 - i. Draw state diagram. ii. Give present state/next state state table using D flip iii. Simplify and realize the circuit. 		6 .	2,3	4,6
					**



COLLEGE OF ENGINEERING, PUNE

(An Autonomous Institute of Government of Maharashtra.)

- Implement JK flip-flip using D flip flop by deriving the Characteristics equation of both JK flip flop and D flip flop using Characteristics table and further simplification by using K-map.
 - 4 3 4,7
- Q4 a A sequential circuit with two D Flip-Flops, A and B; two inputs, x and y; and one 6 2, output, z, is specified by the following next-state and output equations:

$$A(t+1) = x'y + xA$$


$$B(t+1) = x'B + xA$$

z = B

- i. Draw the logic diagram of the circuit.
- ii. List the state table for the sequential circuit.
- iii. Draw the corresponding state diagram.
- b Draw the logic diagram of four-bit Serial-In Parallel-Out left shift register. 4 3 4.7 (Consider the circuit you drawn and answer following question)

The binary number 1011 is serially left shifted into an above mentioned shift register that has an initial content of 1010. Draw waveforms at Q₀, Q₁, Q₂, Q₃ and table showing data movement through a shift register after each clock pulse and answer the following questions.

- i. What are the Q outputs after one clock pulses?
- ii. What are the Q outputs after two clock pulses?
- iii. What are the Q outputs after four clock pulses?
- Q5 a What is ASM chart? List components involved in ASM chart. Draw ASM chart for 6 2,3, 7,8 given state diagram.



- b Draw and explain Johnson counter with initial state 110. Explain all possible states 4 2,3 4,6 (from initial state) with the help of waveforms.
- Q6 a A sequential ring counter with present state '1001'. The circuit also have an input 'X'. 6 2,3, 7,8

 If X = 0, circuit shows next output (right shift) else X = 1, it shows same state.

 4
 - i. Draw the state diagram of circuit
 - ii. Give the state table of circuit.
 - iii. Draw the circuit using D Flip-flops.
 - b Write short note on Random Access Memory.

 4 4 6.8

OR

Write VHDL (entity-architecture) declaration of 2-bit NAND and OR gate.