

$$1\text{GHz} = 10^9 \text{ Hz}$$

* Indexing and Hashing

* Transactions

21/08/23
Monday

co lecture

For every instruction cost is different, so we calculate the avg.

* Processor performance eq
→ Execution time = $N \times \text{CPI} \times t$

$$t = \frac{1}{f}$$

f → Frequency

N = total no. of instructions

CPI = cycles per instruction

Performance factors

- ① Instruction count (IC) or (N)
- ② Cycles per instruction (CPI)
- ③ Memory access per instruction
- ④ Memory latency per instruction
- ⑤ Time per unit cycle

System attributes:

- * Instruction set architecture (ISA) → affects ①, ②
- Processor Implementation Control → ②
- Cache → affects ④, ⑤
- Compiler technology → affects ⑤

throughput → ~~total~~ no. of transactions done per unit time.
in eg. banking

Response time, Relative performance

PAGE NO. (2)
DATE:

$$\text{performance} = \frac{1}{\text{Execution time}} \quad \text{--- [performance} = \frac{1}{\text{Execution time}} \text{]}$$

→ so if performance of x < performance of y
then execution time of x > execution time of y.

Q.1] Machine A → 10 sec
Machine B → 15 sec ^{execution time} for same instruction set

→ Relative performance of A w.r.t B = $\frac{15}{10} = 1.5$ so machine A is 1.5 times faster than B

Relative performance of B w.r.t A = $\frac{10}{15} = \frac{2}{3}$

Q.2] Computer A → 2 GHz clock → 10 sec CPU time
Design computer B → aim 6 sec CPU time
and it can do faster clock but causes 1.2 times clock cycles. How much faster computer B's clock should be?

$$\text{CPU time} = \frac{\text{clock cycles}}{\text{clock rate}} \quad \text{--- (1)}$$

$$10 = \frac{\text{clock cycles}}{2 \times 10^9 \text{ Hz}} \quad \therefore \text{clock cycles of A} = 2 \times 10^{10} \quad \text{--- (2)}$$

$$\text{CPU time of B} = \frac{1.2 \times 2 \times 10^{10}}{\text{clock rate}}$$

$$\therefore \text{clock rate} = \frac{0.2 \times 1.2 \times 2 \times 10^{10}}{61} = 4 \times 10^9$$

$$\therefore \text{clock rate} = 4 \text{ GHz of B}$$

* Calculation of avg. CPI

$$\rightarrow \text{clock cycles} = \sum_{i=1}^n (\text{CPI of } i^{\text{th}} \text{ instruction} \times \text{IC})$$

$$\text{CPI} = \frac{\text{clock cycles}}{\text{Instruction count}} = \sum_{i=1}^n \left(\frac{\text{CPI of } i^{\text{th}} \text{ instruction}}{\text{IC of } i^{\text{th}} \text{ instruction}} \right)$$

IC of i^{th}

Instruction count

Q.7.	A	B	C
CPI	1	2	3
IC in seq 1	2	1	2
IC in seq 2	4	1	1

calculate avg
CPI for both
the sequences

→ clock cycles =

$$\text{avg CPI for seq. 1} = \frac{(1 \times 2 + 2 \times 1 + 3 \times 2)}{2 + 1 + 2}$$

$$= \frac{10}{5} = 2$$

$$\text{avg CPI for seq. 2} = \frac{(1 \times 4 + 2 \times 1 + 3 \times 1)}{4 + 1 + 1}$$

$$= \frac{9}{6} = 1.5$$

was used

Q.7. A 400 MHz processor for execute a program with following IC mix.

Instruction time Count	clock cycle Count	
4,50,000	1	}
3,20,000	2	
1,50,000	2	
80,000	2	

$$\text{CPI} = (4,50,000 + 6,40,000 + 3,00,000 + 1,60,000)$$

$$4,50,000 + 3,20,000 + 1,50,000 + 80,000$$

* MIPS rate = $\frac{IC}{t \times 10^6} = \frac{F}{CPI \times 10^6}$

$$= \frac{F \times IC}{C \times 10^6}$$

↓
Total no. of clock cycles required to execute the instruction

The MIPS rate for the problem on Pg. ⑤ is

[downside]
(located below at bottom)

$$400 \times 10^6 \times \text{⑤}$$

$$1.55 \times 10^6$$

$$= 258.06$$

Execution time = (10×10^5)

$$1.55 \times 10 \times 10^5$$

$$400 \times 10^6$$

a.ij. Consider the execution of an code with 2×10^6 instructions on 400MHz CPU. Program has 4 types of instruction.


Instruction type	CPI	No. of
Arithmetic	1	60%
Load and Store	2	18%
Branch instruction	4	12%
Memory reference	8	10%

calculate avg. CPI, calculate also MIPS.

21/08/23
Monday

Robotics Lecture

* Robot → Reprogrammable Multifunction manipulator which can perform the specified task, variety of tasks through programmed motions.



29/09/23

DBMS Lecture


* XML: Extensible Markup Language


30/09/23

Tuesday

CO Lecture

7. SISD \rightarrow single instruction single data stream.
parallelism exist in software as well as in hardware





→ written in high-level language

→ translates ALL code to machine code

→ ALSO include OS


→ Has processors, memory, I/O operations

X86-64 → means 64-bit address based on 8086 instruction set.

4 CPU/cores → 8 threads

hardware

→ [1 core has two hardware threads]



Registers \rightarrow Limited in no.
 \hookrightarrow holds limited data.

Speed wise:

Register \rightarrow Cache
memory memory

sol 02/23

wednesday

CN Lecture

*

OSI model

TCP/IP

Application
Presentation
Session
Transport
Network
Data Link
Physical

Application
Transport Layer
Network layer
Data link layer
Physical layer

* CAT 6 wire \rightarrow 100 m distance coverage

Multimode Optic \rightarrow 400 m —||—
wire

Single mode optic \rightarrow > 400 m —||—
wire

Q.7] Events are independent.

01/09/23

CO Lecture

* Instruction set \rightarrow 64-bit

Types: x86, ARM, MIPS, RISC-V

\rightarrow open architecture

\downarrow
in our
laptop,
computers

\downarrow in embedded
systems

RISC-V \rightarrow Has a 32×64 -bit register file.
[32 bit data is called word].

[64 bit data is called double word]

* RISC-V registers

$X_0 - X_{31}$ registers.

Stored program concept

Little Endian

\downarrow

Least significant
bit at least
address

Big Endian


most \downarrow

Significant bit
at least
address.

variable classes \rightarrow auto, static, extern, register.

X86 → variable instruction size
 RISC-V → fixed instruction size
 32bit instruction


→ RISC-V instruction format



opcode: operation code
 rd: destination register no.

⊕ Binary compatibility

→ translation and setup



R1...R17 → registers

a] $Z = K + B + C$

let

K → stored at L1

B → stored at L2

C → stored at L3

Z → stored at L4

How to write/execute
it in 3-instruction set
and 2-instruction set.

a] 3-instruction set

→ MOV Z, MUL(B, C)

ADD Z, K.

b] 2-instruction set

→ MOV Z, C

MUL Z, B

ADD Z, K.

c] 1-instruction ^{set} → w/ accumulator

→ Load C

M R/L B

ADD K

STORE Z

d] 0-instruction → w/ stack

→ postfix

$$Z = K \ B \ C \ * \ +$$

PUSH K

PUSH B

PUSH C

POP B, C

PUSH B * C


POP B * C, K

Foreign Key \rightarrow Referencing and referenced tables constraints.


Imp \rightarrow For 1 to many relation the many table's PK is the PK of the relation.

04/09/23
Monday

co Lecture



5 stage pipeline:



* control unit

\rightarrow control all computer operations

it generates certain timing signals for carrying the operations.

William
Staffing

PAGE NO. 53
DATE:

operations of computer:

1. Accept info. in form of programs and required data through I/O transfer.
[Incomplete].

* 32bit word



* Little Endian
Architecture



lower byte
address/point
to MSB

Big Endian
Architecture



Lower byte
address/point
to LSB

04/09/23

* PSE Lecture *

Q.7. A box contains two coins: one is fair and other has heads on both side. one coin is chosen at random and flip twice; both times it shows head. what is the probability that the fair coin was chosen?

→
Event A: Getting heads twice in a row.

Event B: Choosing fair coin

Event C: Choosing unfair coin.

11/09/23

CO Lecture

- * William Stallings 10th Edition → 20th chapters
MS Zaki → 5th chapters
14th chapters

* Instruction Fetch | Instruction Execute


* Micro-operations

↳ functional, or atomic, operations of a processor.

It refers that each step is very simple and accomplishes very little.

* Datapath in a processor.

↳ Instruction Fetch



This consists of the datapath.

* Inorder and out-of-order

↳ execute the program

↳ will execute subpart of program

in the way instructions are written

then combine the result.

ADD R7, R3, R4

↓
Here the contents of all three registers is added and stored in R7.

ADD R7, R5, X(R3)

↓
Here contents of R7, R5 and memory location pointed by (R3) are added and stored in R7.

ADD R1, 10, 20

↓
Here the contents of 10 + 20 = 30 + contents of R1 is stored in R1.

* Fetch cycle

→ consist of 4 main registers:

a) Memory address register

↓
connected to address bus.

↓
specifies address for read or write operation.

b) Memory Buffer register

↓
connected to data bus

↓
Holds data to write or last read data.

∴ E2 more are there

* the contents of PC and IR does not change until the execution of instruction is complete.

ADD R7, R3, R5
↓
Here the contents of all three registers is added and stored in R7.

ADD R7, R5, X(R3)
↓
Here contents of R7, R5 and memory location pointed by (R3) are added and stored in R7.

ADD R1, 10, 20
↓
Here the contents of 10 + 20 = 30 + contents of R1 is stored in R1.

* Fetch cycle

→ consist of 4 main registers:

a) Memory address register

↓
connected to address bus.

↓
specifies address for read or write operation.

b) Memory Buffer register

↓
connected to data bus

↓
Holds data to write or last read data.

∴ E2 more are there

* the contents of PC and IR does not change until the execution of instruction is complete.

AR,
location
are
used in

ER

- * Rules for Micro-operations grouping
- 1. Proper sequence must be followed.
MAR \equiv (PC) must precede MAR \equiv (memory)
- 2. conflicts must be avoided.

* Indirect cycle * Interrupt cycle * Execute cycle

* Flow chart for instruction cycle

* Control Unit Functional Requirements
TWO tasks

Sequencing Execution

Three step process to lead
1. Define basic

* one imp. table found on page 719 in the textbook

11/09/23
Monday

COI - Lecture

* Rule of Law \rightarrow connected to the preamble
"Dignity"


Human Rights vs Fundamental Rights

13/09/23
Friday

Co - Lecture

RISC V/S CISC

* Organisation of CISC-style processors
→



* RISC V/S CISC → complex and difficult implementation of instruction format

<p>compatibility ↓ 3 style simple instruction implementation format</p>	<p>↓ 2 style instruction format</p>
---	---

Eg: ADD R1, R5, R4

Eg: AND X(R5), R2

↓
Here only we can do operations using registers

↓
Here we can do operations using memory as well as registers

Hardware control

Micro-program control

RISC block diagram v/s CISC block diagram

Execution of instruction in CISC

Eg: $\text{AND } X(R1), R9$

↓
means memory location whose address stored in $R1$.

Step 1 Memory address $\leftarrow [PC]$, Read memory, wait for memory function to complete (MFC)
 $IR \leftarrow$ Memory data.
 $PC \leftarrow [PC] + 4$.

Step 2 Decode instruction.

Step 3 Memory address $\leftarrow [PC]$, Read memory, wait for MFC
 $Temp1 \leftarrow$ Memory data.
 $PC \leftarrow [PC] + 4$.

Step 4 $Temp2 \leftarrow [Temp1] + [R1]$

Step 5 Memory address $\leftarrow [Temp2]$, Read memory, wait for MFC.

$Temp1 \leftarrow$ Memory data.

Step 6 Temp1 \leftarrow [Temp1] AND [A9]

Step 7 Memory address \leftarrow [Temp2],

Memory data \leftarrow [Temp]

write memory

wait for MFC.

* Microprogrammed control

→ we know for each step execution we need control signals.

Inhardwired
control
[PISC]



these signals
are generated
by some type
of circuits.

Micro-program
control



these signals
are generated
by software.

* Micro-instruction

→ Horizontal
micro-instruction

→ Vertical
micro-instruction

L1, L2 cache → private

L3 cache → shared cache

* Prof Assignment

→ L1, L2, L3 cache
MISC cycles,
word size

block size for our
laptop

No. of cycles
Execution time
instructions }

13/09/22

Friday

AI - Lect

* Cryptarithmic prob

TWO

+ TWO

FOUR