




1		1		
	3-4		7500 MG	
1			sun.	
1	type	LPI	No.06	
1	sithmethic 6	9	600/0	
	stope Stope	2	18019	
+	south .	4	120/0	
1	vewood	8	100/0	
setzence (
calculate aug. CPI, calculate also MIPS				
I was a series of the series o				
Monday Pobotics Lecture				
northing 9				
* Robot - Reposgoammoble Multifunction manipulator				
which can perform the specified task,				
motions.				
* Robots				
350	100013			
	Fixed Moving			











treptageni see etasua [6.0 01/09/23 CO Lecture Intruction set 164-bit


L'Types: x86, ARM, MIPS, RISC-V mous Linembedded compates systems RISC - V - Has a 32 x 64 - bit register file. C32 bit data is called word]. [boow stood better 2; oted +id +id 2397 V-DELTE Stoned bendraw concept Xo - XIT register. Little Endian Big Endian Least significant significant bit bit of least of least add ress add ress. bage classes - auto, static, extern, register.
















ADD RT, 85, 7(83) pointed by (+3) are added and stored in PDD PA, P3, P4 Hese the contents of all three Degisters is P.7. boo bebbo stored in Pl 4 Here the contents of ADD 81,10,20 is stoped in RI. * Fetch cycle - consist of 4 main registers: a) Memory address pogister Liconnected to address bus. especifies address for read or write operation. by Memory Buffer pegister L'connected to data bus Holds date to write or last coold data. Ez more are their the contents of peard IR does not charge while the execution of instructionis complete.











No of cycles Execution time meteritions 13/09/23 Friday contemposity methic brok