


Tutorial Diseño Lógico

Estudiante: Sary Vargas Zamora (2022129491)

Evidencias Parte 1:


Instalación de la extensión Lushay Code



Instalación del OSS-Cad-Suite de YosysHQ e Instalación de GNU-Make


Nombre	Fecha de modificación	Tipo	Tamaño
GnuWin32	2/8/2024 13:46	Carpeta de archivos	
oss-cad-suite	9/2/2023 20:58	Carpeta de archivos	
make-3.81	2/8/2024 13:44	Aplicación	3 306 KB
oss-cad-suite-windows-x64-20230210	2/8/2024 13:06	Aplicación	273 093 KB
VSCodeUserSetup-x64-1.92.0	2/8/2024 12:56	Aplicación	97 978 KB
zadig-2.9	2/8/2024 13:39	Aplicación	5 210 KB

Agregar Make al Path





Evidencias Parte 2:


Inicializar la terminal del toolchain:



Comando yosys:




Comando make test:




The screenshot shows the Visual Studio Code interface with a terminal window open. The terminal displays the output of the 'make test' command, which starts a simulation and prints the state of the LED at various time intervals. The Explorer panel on the left shows the project structure for 'OPEN_SOURCE_FPGA_ENVIRONMENT', including files like 'ejemplos', 'tangnano9k_constraints_template', '.gitignore', and 'README.md'. The bottom status bar indicates the current file is 'main' and shows various icons for debugging and search.

```
ild> make test
Starting simulation...
VCD info: dumpfile blinky_led_tb.vcd opened for output.
Time: 0ns, LED: 111111
Time: 2710ns, LED: 111110
Time: 5430ns, LED: 111101
Time: 8150ns, LED: 111100
Time: 10870ns, LED: 111011
Time: 13590ns, LED: 111010
Time: 16310ns, LED: 111001
Time: 19030ns, LED: 111000
Time: 21750ns, LED: 110111
Time: 24470ns, LED: 110110
Time: 27190ns, LED: 110101
Time: 29910ns, LED: 110100
Time: 32630ns, LED: 110011
Time: 35350ns, LED: 110010
Time: 38070ns, LED: 110001
Time: 40790ns, LED: 110000
Time: 43510ns, LED: 101111
Time: 46230ns, LED: 101110
Time: 48950ns, LED: 101101
Time: 51670ns, LED: 101100
Time: 54390ns, LED: 101011
Time: 57110ns, LED: 101010
```

Comando make ww:




Comando make synth:




```
GTKWAVE | MESSAGE: gdk_pixbuf_get_height: assertion 'GDK_IS_PIXBUF (pixbuf)' failed
GTKWAVE | PRIORITY: 4
GTKWAVE | GLIB_DOMAIN: GdkPixbuf
GTKWAVE | GLIB_OLD_LOG_API: 1
GTKWAVE | MESSAGE: gdk_pixbuf_get_width: assertion 'GDK_IS_PIXBUF (pixbuf)' failed
GTKWAVE | PRIORITY: 4
GTKWAVE | GLIB_DOMAIN: GdkPixbuf
WM Destroy
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild> make synthmake synth
make: *** No hay ninguna regla para construir el objetivo 'synthmake'. Alto.
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild> make synth
"Ejecutando la sintesis..."
"COMPLETADO"
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
```

Comando pnr:



```
GTKWAVE | MESSAGE: gdk_pixbuf_get_width: assertion 'GDK_IS_PIXBUF (pixbuf)' failed
GTKWAVE | PRIORITY: 4
GTKWAVE | GLIB_DOMAIN: GdkPixbuf
WM Destroy
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild> make synthmake synth
make: *** No hay ninguna regla para construir el objetivo 'synthmake'. Alto.
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild> make synth
"Ejecutando la sintesis..."
"COMPLETADO"
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild> make pnr
"Ejecutando el pnr..."
"COMPLETADO"
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ild>
```

Comando make bitstream:




The screenshot shows the Visual Studio Code interface with the 'BlinkyLed' example selected in the Explorer. The terminal window displays the following output:

```
ildd> PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> make synth
"Ejecutando la síntesis..."
"COMPLETADO"
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> make pnr
"Ejecutando el pnr..."
"COMPLETADO"
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd> make bitstream
"Generando blinky_led_tangnano9k.fs"
<frozen importlib._bootstrap>:219: Warning: Numpy built with MINGW-W64 on Windows 64 bits is experimental, and only available for
testing. You are advised not to use it for production.



CRASHES ARE TO BE EXPECTED - PLEASE REPORT THEM TO NUMPY DEVELOPERS
"COMPLETADO"
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\BlinkyLed\src\bu
ildd>
```


Carpeta carpeta build del ejemplo lcd_spi:




The screenshot shows the Visual Studio Code interface with the 'lcd_spi' example selected in the Explorer. The terminal window displays the following output:


```
Time: 999765ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999784ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999802ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999821ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999839ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999858ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999876ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999895ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999913ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999932ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999950ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999969ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 999987ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 100006ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 100024ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 100043ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 100061ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 100080ns, LCD Reset: 1, LCD CLK: 1, LCD CS: 0, LCD RS: 1, LCD Data: 0
Time: 100099ns, LCD Reset: 1, LCD CLK: 0, LCD CS: 0, LCD RS: 1, LCD Data: 0
Ending simulation...
../sim/module_spi_lcd_tb.vv:52: $finish called at 1000100000 (1ps)
PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\lcd_spi\src\buil
d> PS C:\Users\XPCSF\Documents\Semestre 2 2024\Diseno lógico\Proyecto Sary Vargas\open_source_fpga_environment\ejemplos\lcd_spi\src\buil
d>
```





Evidencias Parte 3: Video





File Edit Selection View Go Run ... proyecto

EXPLORER

- PROYECTO
- doc
- Tang_Nano_9k_3672_Schematic.pdf
- src
 - build
 - abchistory
 - Makefile
 - module_counter_tb.vcd
 - pnr_tangnano9k.log
 - synthesis_tangnano9k.log
 - tutorial_demo_pnr.json
 - tutorial_demo_tangnano9k.fs
 - tutorial_demo_test.o
 - tutorial_demo.json
 - constr
 - module_counter.cst
 - tangnano9k_constraints_template...
 - design
 - keep
 - module_counter.v
 - sim
 - keep
 - module_counter_tb.v
 - .gitignore
 - README.md
- OUTLINE
- TIMELINE

Makefile

```
src > build > Makefile
1 #Makefile con todo el flujo de trabajo para GOWIN. Utilizando Yosys, nextpnr, iverilog, gtkwave y openFPGALoader.
2
3 #FPGA a utilizar... Esto no se debe modificar para efectos del curso.
4 BOARD = tangnano9k
5 FAMILY = GW1N-9C
6 DEVICE = GW1NR-LV9QN88PC6/I5
7
8 #Nombre del proyecto... Acá ponen el nombre que deseen.
9 PROYECT = tutorial_demo
10
11 #Fuentes de diseño
12 SOURCES := $(wildcard ../design/*.v ../design/*.sv) #Todas las fuentes .v o .sv que estan en design
```

PROBLEMS OUTPUT DEBUG CONSOLE TERMINAL PORTS

Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)

yosys> exit
End of script. Logfile hash: da39a3ee5e
Yosys 0.26+1 (git sha1 b1a011138, x86_64-w64-mingw32-g++ 9.2.1 -Os)
Time spent: no commands executed
PS C:\Users\XPCSF\Documents\RepoD1\proyecto\src\build> make pnr
"Ejecutando el pnr..."
"COMPLETADO"
PS C:\Users\XPCSF\Documents\RepoD1\proyecto\src\build> make bitstream
"Generando tutorial_demo_tangnano9k.fs"
<frozen importlib._bootstrap>:219: Warning: Numpy built with MINGW-W64 on Windows 64 bits is experimental, and only available for
testing. You are advised not to use it for production.

CRASHES ARE TO BE EXPECTED - PLEASE REPORT THEM TO NUMPY DEVELOPERS
"COMPLETADO"
PS C:\Users\XPCSF\Documents\RepoD1\proyecto\src\build> |

Ln 19, Col 1 Tab Size: 4 UTF-8 CRLF Makefile <Auto-Detect Project> FPGA Toolchain

File Edit Selection View Go Run ...

PLANTILLA

- EL-3307_template
 - doc
 - Tang_Nano_9k_3672_Schematic.pdf
 - src
 - build
 - constr
 - module_counter.cst U
 - design
 - .keep
 - module_sv U
 - sim
 - .keep
 - module_tb_sv U
 - .gitignore
 - README.md

OUTLINE

TIMELINE

main* 0 0 0 0

module_counter.cst U

Constraints Editor

EL-3307_template > src > constr > module_counter.cst

Constraints

+ Add From Template + Add Constraint

PORT NAME	LOCATION	PORT OPTIONS
clk	52	Pull Up, LVCMOS33
count_o[0]	10	8ma Drive, LVCMOS18
count_o[1]	11	8ma Drive, LVCMOS18
count_o[2]	13	8ma Drive, LVCMOS18
count_o[3]	14	8ma Drive, LVCMOS18
count_o[4]	15	8ma Drive, LVCMOS18
count_o[5]	16	8ma Drive, LVCMOS18
rst	4	LVCMOS18

Edit Constraint

Port Name: rst

Select From Top Module

Location: 4

Select IO Pin

Pull Mode: None

Drive Power: Unset

IO Standard: LVCMOS18

23°C Lluvia suave 16:44 2/8/2024

File Edit Selection View Go Run ...

PLANTILLA

- EL-3307_template
 - doc
 - Tang_Nano_9k_3672_Schematic.pdf
 - src
 - build
 - constr
 - design
 - .keep
 - module_sv U
 - sim
 - .keep
 - module_tb_sv U
 - .gitignore
 - README.md

OUTLINE

TIMELINE

main* 0 0 0 0

module_tb_sv U

```
EL-3307_template > src > sim > module_tb_sv
6 logic[5:0] count_o;
7
8 module_counter #(10) COUNTER (
9     .clk (clk),
10    .rst(rst),
11    .count_o(count_o)
12);
13 initial begin
14     clk=0;
15     rst = 1;
16     #30;
17
18     rst = 0;
19     #30;
20     rst = 1;
21
22     #300000;
23     $finish;
24 end
25
26 always begin
27     clk = ~clk;
28     #10;
29 end
30
31 initial begin
32     $dumpfile("module_counter_tb.vcd");
33     $dumpvars(0,module_counter_tb);
34 end
35 abc endmodule
36 endmodule
37
```

Ln 36, Col 10 Spaces: 4 UTF-8 CRLF System Verilog

USD/COP +1.16% 16:35 2/8/2024

