


# DFT ASSIGNMENT-3

Sasanka GRS


2019112017

## GENERAL DFT BLOCK:




In the above shown figure, if Combinational Logic 1 (left) isn't observable and Combinational Logic 2 (Right) isn't controllable, the DFT Block is inserted between them, which adds direct controllability from primary inputs and direct observability using primary outputs. This is not only done to induce controllability/observability, it can also be used to reduce their values (improve them), which is shown in the circuits below, with 4 different DFT Blocks – AND, OR, AND+OR, MUX (2x1).

## DFT AND BLOCK:




Here, using CP inputs ( $CP_1$   $CP_2$   $CP_3$   $CP_4$ ), the CC0 values of points ( $x_1$   $x_2$   $x_3$   $x_4$ ) can be made 2 (as CC values of primary inputs are 1), instead of some big values ( $>2$ ). The OP outputs ( $OP_1$   $OP_2$   $OP_3$   $OP_4$ ), the CO values of points ( $y_1$   $y_2$   $y_3$   $y_4$ ) can be made 0 (as CO of primary outputs is 0), instead of some big values ( $>0$ ).

### DFT OR BLOCK:




Here, using CP inputs ( $CP_1$   $CP_2$   $CP_3$   $CP_4$ ), the CC1 values of points ( $x_1$   $x_2$   $x_3$   $x_4$ ) can be made 2 (as CC values of primary inputs are 1), instead of some big values ( $>2$ ). The OP outputs ( $OP_1$   $OP_2$   $OP_3$   $OP_4$ ), the CO values of points ( $y_1$   $y_2$   $y_3$   $y_4$ ) can be made 0 (as CO of primary outputs is 0), instead of some big values ( $>0$ ).

### DFT OR+AND BLOCK:



Here, using CP inputs (CP<sub>11</sub> CP<sub>12</sub> CP<sub>21</sub> CP<sub>22</sub> CP<sub>31</sub> CP<sub>32</sub> CP<sub>41</sub> CP<sub>42</sub>), the CC values of points (x<sub>1</sub> x<sub>2</sub> x<sub>3</sub> x<sub>4</sub>) can be made 3 (as CC values of primary inputs are 1), instead of some big values (>2). The OP outputs (OP<sub>1</sub> OP<sub>2</sub> OP<sub>3</sub> OP<sub>4</sub>), the CO values of points (y<sub>1</sub> y<sub>2</sub> y<sub>3</sub> y<sub>4</sub>) can be made 0 (as CO of primary outputs is 0), instead of some big values (>0).

### DFT MUX BLOCK:




Here, using CP inputs (CP<sub>11</sub> CP<sub>12</sub> CP<sub>21</sub> CP<sub>22</sub> CP<sub>31</sub> CP<sub>32</sub> CP<sub>41</sub> CP<sub>42</sub>), the CC values of points (x<sub>1</sub> x<sub>2</sub> x<sub>3</sub> x<sub>4</sub>) can be made 3 (as CC values of primary inputs are 1), instead of some big values (>2). The OP outputs (OP<sub>1</sub> OP<sub>2</sub>

OP<sub>3</sub> OP<sub>4</sub>), the CO values of points ( $y_1$   $y_2$   $y_3$   $y_4$ ) can be made 0 (as CO of primary outputs is 0), instead of some big values (>0).

### DFT ALL 4 BLOCKS:

DFT BLOCK = ALL 4 BLOCKS - AND, OR, AND+OR, ~~AND~~ MUX



CP11, CP12, CP21, CP22, CP3 and CP4 are primary inputs and OP1, OP2, OP3 and OP4 are primary outputs.

The combination of all 4 also does the similar task of improving controllability and observability of the nodes as shown in the above cases.

The only disadvantage of control point insertion is that the complexity of the circuit worsens, taking higher chip area. The primary outputs might be tough to pull out, making big changes in the actual circuit design.

### VERILOG CODES FOR ABOVE CIRCUITS ALONG WITH TESTBENCHES AND VCD DUMPFILES:

The Verilog codes, testbenches and vcd dumpfiles for the above circuits have been uploaded on the GitHub repository with the link given below. They have also been zipped in the submitted folder.

<https://github.com/Sasanka-GRS/DFT-3>