

CH32F20x Datasheet

For CH32F203/205/207/208xx V2.3

Overview

The CH32F2x series are industrial-grade general-purpose microcontrollers based on 32-bit ARM CortexTM-M3 core. The clock speed can be 144MHz. GPIO is supplied independently (separate from system power supply). Sources added: Random Number Generator, 4 Operational amplifiers, TouchKey detection, USART/UART increased to 8, Motor timers increased to 4, and an expanded 32-bit general-purpose timer. Dedicated interfaces: USB2.0 high-speed interface (480Mbps) with built-in PHY transceiver, Ethernet MAC that reaches gigabit, integrated 10M-PHY module. It supports BLE5.3. The CH32F2x is equipped with multiple sources, such as clock security, power management, dual DMA, ADC, DAC, SPI, I2C, DVP, SDIO, CAN, FSMC and so on. It can be applied to comprehensive application scenarios of multi-collection and multi-communication directions.

Features

Core:

- 32- bit ARM Cortex-M3 core
- Single cycle multiplication, and hardware division
- Interrupt technology, Fault processing mechanism
- 144MHz clock speed

• Memory:

- Max 128 KB volatile memory SRAM
- 480 KB CodeFlash (zero wait application area + non-zero wait data area)
- 28 KB BootLoader
- 128 B non-volatile system configuration memory
- 128 B user-defined memory

Power management and low-power mode:

- System power supply VDD: 3.3V (rated)
- Independent power supply for GPIO unit VIO: 3.3V (rated)
- Low-power mode: Sleep, Stop, Standby
- VBAT independently powers RTC and backup register

Clock & Reset

- Built-in factory-trimmed 8 MHz RC oscillator
- Built-in 40 kHz RC oscillator
- Built-in PLL, optional CPU clock up to 144MHz
- High-speed external 3~25 MHz oscillator
- Low-speed external 32.768 kHz oscillator
- Power on/down reset, programmable voltage detector

• Real-time clock (RTC):

32-bit independent timer

Dual 18-channel general purpose DMA controllers

- 18 channels, support ring buffer
- Support

TIMx/ADC/DAC/USART/I2C/SPI/I2S/SDIO

• 4 **OPAs**:

Connected with ADC and TIMx

● 12-bit DAC × 2

● 12-bit ADC × 2

- Analog input range: V_{SSA}~V_{DDA}
- 16 external signals + 2 internal signals
- On-chip temperature sensor
- Dual ADC conversion mode

16-channel TouchKey detection

• Timers

- 4 16-bit advanced timers, with dead zone control and emergency brake; can offer PWM complementary output for motor control
- 3 16-bit general-purpose timers, provide input capture/output comparison/PWM/pulse counting/incremental encoder input
- One 32-bit or 16-bit general-purpose timer
- 2 basic timers
- 2 watchdog timers (independent watchdog and window watchdog)
- System time base timer: 24-bit down counter

Communication interfaces:

- 8 USART interfaces (consisting of 5 UARTs)
- 2 I2C interfaces (support SMBus/PMBus)

- 3 SPI interfaces (SPI2, SPI3 for I2S2, I2S3)
- USB2.0 full-speed device interface (full-speed and low-speed)
- USB2.0 full-speed host/device interface
- USB2.0 full-speed OTG interface
- USB2.0 high-speed host/device interface (built-in PHY)
- 2 CAN interfaces (2.0B active)
- SDIO host interface (MMC, SD/SDIO, CE-ATA)
- FSMC memory interface
- Digital video port (DVP)
- Gigabit Ethernet controller MAC, 10M PHY

transceiver

- Bluetooth Low Energy (BLE) 5.3

• Fast GPIO port

- 80 I/O ports, map 16 external interrupts
- Security features: CRC calculation unit, 96-bit unique ID
- **Debug mode:** serial 2-wire debug (SWD) interface
- Package: LQFP and QFN

CH32F20x Datasheet 1 http://wch.cn

Chapter 1 Series product description

CH32F2x series products are industrial-grade general-purpose enhanced MCUs based on 32-bit high-performance ARM®CortexTM-M3 RISC core. They are divided by function resources into categories such as general purpose, connectivity, and wireless. They are extended to each other in terms of package types, peripheral resources and quantities, pin numbers, and device characteristics, but they are compatible with each other in software, functions, and hardware pin configurations. The product iterations and rapid applications provide freedom and convenience for users in product development.

For the features of this series of products, please refer to the datasheet "CH32F20xDS0".

For the peripheral function description, usage and register configuration, please refer to "CH32FV2x_V3xRM".

The datasheets and reference manuals can be downloaded on the official website of WCH: http://www.wch.cn/

For the information about the CortexTM-M3 core, please refer to "CortexTM-M3 Technical Reference Manual", which can be downloaded from: https://www.arm.com/

This datasheet is the datasheet of CH32F20x series.

Table 1-1 Products overview

general-purpos	dium-density e device (F203)	devic	general-purpose e (F203)	Connectivity device (F205)	Interconnectivity device (F207)	Wireless device (F208)
32K Flash 10K SRAM	64K Flash 20K SRAM	128K Flash 32K SRAM	256K Flash 64K SRAM	128K Flash 32K SRAM	256K Flash 64K SRAM	128K Flash 64K SRAM
2*ADC(TKey) ADTM 2*GPTM 2*USART SPI I2C USBD USBHD CAN RTC 2*WDG 2*OPA	2*ADC(TKey) ADTM 3*GPTM 4*USART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA	2*ADC(TKey) 2*DAC ADTM 3*GPTM 3*USART 2*SPI 2*I2C USBD CAN RTC 2*WDG	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*USART/UART 3*SPI(2*I2S) 2*I2C USBD CAN RTC 2*WDG 4*OPA RNG SDIO FSMC	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 5*USART/UART 3*SPI(2*I2S) 2*I2C USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG 4*OPA RNG SDIO	2*ADC(TKey) 2*DAC 4*ADTM 4*GPTM 2*BCTM 8*USART/UART 3*SPI(2*I2S) 2*I2C USB-OTG USBHS(+PHY) 2*CAN RTC 2*WDG 4*OPA RNG SDIO FSMC DVP ETH-1000MAC 10M-PHY	ADC(TKey) ADTM 3*GPTM GPTM(32) 4*USART/UART 2*SPI 2*I2C USBD USBHD CAN RTC 2*WDG 2*OPA ETH-10M(+PHY) BLE5.3

Note: The number or functions for some peripherals of the same product type may be restricted by the package. Please confirm the package when selecting.

Abbreviations

ADTM: Advanced-control Timer GPTM: General Purpose Timer

GPTM (32): 32-bit General

Purpose Timer BCTM: Basic Timer TKey: Touch Key OPA: Operational Amplifier,

Comparator

RNG: Random Number

Generator

USBD: Universal Serial Bus

Full-speed Device

USBHD: Universal Serial Bus

Full-speed Host/Device

USBHS: Universal Serial Bus

High-speed Host/Device

Chapter 2 Specification

The CH32F2x is based on a 32-bit high-performance ARM[®]CortexTM-M3 RISC core. The clock speed can be up to 144MHz. The CH32F2x has built-in high-speed memory. It has multiple buses working synchronously, and provides a wealth of peripheral functions and enhanced I/O ports. This series of products has built-in 2 12-bit ADC modules, 2 12-bit DAC modules, multiple timers, multi-channel capacitance touch key detection (TKey) and other functions. It also contains standard and dedicated communication interfaces: I²C, I²S, SPI, USART, SDIO, CAN controller, USB2.0 full-speed host/device controller, USB2.0 high-speed host/device controller (built-in PHY transceiver), digital image interface, Gigabit Ethernet controller, Bluetooth Low Energy (BLE), etc. .

The rated working voltage is 3.3V, and the working temperature range is -40°C~85°C in industrial grade. It supports a variety of power-saving operating modes to meet the product's low-power application requirements. Various models in the series are different in terms of resource allocation, number of peripherals, peripheral functions, etc., and can be selected as needed.

2.1 Comparison

Table 2-1 General CH32F203 product resource allocation

	Part No.				CH32F2	03x				
Differences		K8	С6	C8	СВ	RB	RC	VC		
Pin	count	32	48	48	48	64	64	100		
Flash	64K	32K	64K	128K	128K	256K ⁽²⁾	256K ⁽²⁾			
SRAN	M (bytes)	20K	10K	20K	32K	32K	64K ⁽²⁾	64K ⁽²⁾		
GPIO	port count	26		37		51	51	80		
GPIO po	ower supply		Shared v	vith V _{DD}		Indep	endent supp	ly V _{IO}		
	Advanced-control (16-bit)	1	1	1	1	1	4	4		
Timer	General-purpose (16-bit)	3	2	3	3	3	4	4		
	Basic (16-bit)		_		-	2	2			
	Watchdog	2 (WWDG + IW								
	SysTick (24-bit)		supported							
I	RTC	supported								
ADC/TKey (ch	annel@unit count)	10@2	10@2	10@2	10@2	16@2	16@2	16@2		
DA	C (unit)		-		2	2	2	2		
(OPA	2	2	2	4	4	4	4		
F	RNG		_			1	1	1		
	USART/UART	2	2	4	3	3	8	8		
	SPI	1	1	2	2	2	3	3		
Communication	I2S			-			2	2		
interfaces	I2C	1	1	2	2	2	2	2		
	CAN	1	1	1	1	1	1	1		
	SDIO			-			1	1		

	HCD(EC)	USBD	1	1	1		1			
	USB(FS)	USBHD	-	1	1		-			
	FSN	МC				-		1		
CPU c	CPU clock speed			Max: 144MHz						
Rateo	d voltage					3.3V				
Operating	Operating temperature				Industria	ıl-grade: -40)°C~85°C			
Pa	Package		LQFP32	LQFP48	LQFP48 QFN48	LQFP48	LQFP64M	LQFP100		

Table 2-2 CH32F205/7/8 connectivity/interconnectivity/wireless product resource allocation

		Part No.	CH32F205	CH32F207	CH32F208	CH32F208	
Differences			RBT6	VCT6	RBT6	WBU6	
Pir	count		64	100	64	68	
Flash	(bytes) ⁽¹⁾		128K	256K ⁽²⁾	128K ⁽³⁾	128K ⁽³⁾	
SRAN	M (bytes)		32K	$64K^{(2)}$	64K ⁽³⁾	64K ⁽³⁾	
GPIO	GPIO port count			80	49	53	
GPIO po	ower supply	у	Independen	t supply V _{IO}	Shared with V _{DD}	Independent supply V_{IO}	
	Advanced (16-		4	4	1	1	
	General (16-		4	4	3	3	
Timer	General (32-		-	-	1	1	
	Basic (16-bit)	2	2	-		
	Watc	hdog	2	2	2	2	
	SysTick	(24-bit)		Supp	orted		
	RTC		Supported				
ADC/TKey (ch	annel@uni	t count)	16@2	16@2	16@1	16@1	
DAG	C (Unit)		2	2	-		
(OPA		4	4	2	2	
- F	RNG		1	1	-		
	USART	/UART	5	8	4	4	
	SI	PI	3	3	2	2	
	I2	S	2	2	-	-	
	12	С	2	2	2	2	
Communication	Communication CAN		2	2	1	1	
interfaces	interfaces SDIO		1	1	-		
	DVP		-	1	-		
	USB(FS)	USBD		-	1		
	CSD(FS)	USBHD		1	1		
	USB(HS	S+PHY)		1	-		

	Ethernet	-	1G MAC+10M PHY	10	М			
	FSMC	1	1	•	-			
	BLE 5.3	-	-	Supp	orted			
CPU c	lock speed		Max: 144MHz					
Rate	Rated voltage		3.3	BV				
Operating	Operating temperature		Industrial-grad	e: -40°C~85°C				
Pa	Package		LQFP100	LQFP64M	QFN68			


Note: 1. Flash bytes represent zero wait run area R_{0WAIT} . Non-zero wait area is 224K- R_{0WAIT} (for low-and-medium density device F203), 480K- R_{0WAIT} (for others).

- 2. The 207 series with 256K FLASH+64K SRAM support user select word to be configured as one of several combinations of (192K FLASH+128K SRAM), (224K FLASH+96K SRAM), (256K FLASH+64K SRAM), (288K FLASH+32K SRAM).
- 3. The 208 series with 128K FLASH+64K SRAM support user select word to be configured as one of several combinations of (128K FLASH+64K SRAM), (144K FLASH+48K SRAM), (160K FLASH+32K SRAM).

2.2 System architecture


The microcontroller is based ARM^RCortexTM-M3. Its core, arbitration unit, DMA module, SRAM storage and other parts are interacted through multiple sets of buses. A general-purpose DMA controller is integrated in the chip to reduce the burden on the CPU and improve access efficiency. The application of a multi-level clock management mechanism reduces the operating power consumption of peripherals. At the same time, it has a data protection mechanism and measures such as automatic clock switching protection to increase system stability. The following figure is a block diagram of the overall internal structure of the series of products.

Figure 2-1 System block diagram



2.3 Memory map

Figure 2-2 Memory address map



2.4 Clock tree

4 clock sources are introduced into the system: internal high-frequency RC oscillator (HSI), internal low-frequency RC oscillator (LSI), external high-frequency oscillator (HSE), and external low-frequency oscillator (LSE). Among them, the low-frequency clock source provides the clock reference for RTC and independent watchdog. The high-frequency clock source is directly or indirectly multiplied by the PLL and output as the system clock (SYSCLK). The system clock is then provided by each prescaler to provide the AHB domain, APB1 domain, APB2 domain peripheral control clock and sampling or output clock. Some modules need to be directly provided by the PLL clock.

40kHz to independent watchdog LSI RC OSC32_IN 32.768kHz RTCCLK ➤ to RTC LSE OSC 60MHz ► ETH-PHY OSC32_OUT /128 PLL3MUL to I2S2 interface PLL3CLK *2.5,*4,··· to I2S3 interface *16,*20 to TRNG PREDIV2 PLL2MUL PREDIVISRO *2.5,*4,... /1,/2,... PREDIV1 /15,/16 *16,*20 PLLSRC XTI to MCO /1,/2,... PLLMUL /15,/16 PLL2VCO SW OSC_IN 3-25MHz *3,*4,... HSE OSC OSC_OUT *16,*18 8MHz HSI RC SYSCLK HSI USB prescaler 48MHz USBCLK PLLCLK -/1,/2,/3 /1,/2,... USB ➤ OTGFSCLK CLKFLS48MHz CSS *|*7,/8 **HSPLL** HSPLLSRC USBHSPREDIV ► USB2.0 PHY OTGFSSRC 480MHz MCO[3:0] /1,/2 to Flash prog IF HSE to AHB bus/core/memory/DMA HSI AHB prescaler /1,/2···/512 FCLK core free running clock PLLCLK/2 MCO to Core System time PLL2CLK PLL3CLK/2 PLL3CLK APB1 prescaler HCLK to APB1 peripherals /1,/2…/16 144MHz max nernheral clock enable MII/RMII interface if(APB1 prescaler=1)*1 TIMxCLK to TIM2,3,4,5,6,7 MII_TXC else *2 MACTXCLK perpheral clock enable MII RMII SEL in AFIO MAPR ► MACRXCLK MII_RXC APB2 prescaler to Ethernet MAC to APB2 peripherals /1,/2…/16 GTXC perpheral clock enable GTX RGMII EN ADC prescaler ► GRXC ADCCLK to ADC1,2 GRX /2,/4,/6,/8 ETH1G_EN perpheral clock enable EXT_125M ETH1G_125M PLL2VCO if(APB2 prescaler=1)*1 TIMxCLK to TIM1,8,9,10 PLL3VCO else *2 ETH1G_SRC RGMII interface perpheral clock enable

Figure 2-3 CH32F205/207 clock tree block diagram




Figure 2-4 CH32F203 clock tree block diagram

Note: When using USB, the CPU clock speed must be 48MHz or 96MHz or 144MHz. When the system wakes up from stop mode or standby mode, the system will automatically switch to HSI as the system clock frequency.




Figure 2-5 CH32F208 clock tree block diagram

Note: 1. When using USB, the CPU clock speed must be 48MHz or 96MHz or 144MHz. When the system wakes up from stop mode or standby mode, the system will automatically switch to HSI as the system clock frequency. If USB and ETH both are enabled, select USBPRE=5DIV, configure PLLCKR=SYSCLK to be 240M, AHBPRE=2DIV, and the CPU clock speed is 120M.

2. For CH32V208, the external crystal or clock (HSE) is 32M. When the external crystal is enabled, no load capacitor is required as it is built in.

2.5 Functional description

2.5.1 ARM Cortex-M3 core

ARM CortexTM-M3 is a 32-bit embedded processor, which provides a low-cost platform, reduced pin count, reduced system power consumption, as well as superior computing performance and advanced interrupt system response for MCU needs. Its extra code efficiency leverages the high performance of the ARM core over the memory space of typical 8- and 16-bit systems.

- Harvard architecture, added branch prediction function, which improves the performance of pipeline processors
- Tail-Chaining interrupt technology which is based on hardware, and it improves efficiency.
- Core contains 3 types of low-power modes, and it makes power consumption control more effective.
- Advanced Fault processing mechanism, debug solutions, etc.

The CH32F2x controller has a built-in ARM core, so it is compatible with most ARM tools and software.

2.5.2 On-chip memory and Boot mode

Up to 128K bytes of built-in SRAM area, used to store data, data will be lost after power failure. The specific capacity depends on the corresponding chip model.

Up to 480K bytes of built-in program Flash memory (Code FLASH), used for user application and constant data storage, including zero wait program run area and non-zero wait area. The specific size depends on the corresponding chip model.

Built-in 28K byte system memory (System FLASH), used for system boot program storage (manufacturer curing boot loader).

128 bytes are used for system non-volatile configuration word storage, and 128 bytes are used for user selection word storage.

At startup, one of 3 boot modes can be selected through the boot pins (BOOT0 and BOOT1):

- Boot from program flash
- Boot from system memory
- Boot from internal SRAM

The bootloader is stored in the system memory, and the contents of the program Flash can be reprogrammed through the USART1 and USB interface.

2.5.3 Power supply scheme

- $V_{DD} = 2.4 \sim 3.6 \text{V}$: Power supply for some I/O pins and internal voltage regulator.
- $V_{IO} = 2.4 \sim 3.6 V$: It supplies power to most of the I/O pins and the Ethernet module, which determines the pin output high voltage amplitude. Normal work during operation, the V_{IO} voltage cannot be higher than the V_{DD} voltage.
- $V_{DDA} = 2.4 \sim 3.6 V$: It supplies power to the analog part of the high-frequency RC oscillator, ADC, temperature sensor, DAC and PLL. The V_{DDA} voltage must be the same as the V_{IO} voltage (If V_{DD} is powered down and V_{IO} is live, Then VDDA must be live and consistent with V_{IO}). When using ADC, V_{DDA} must not be less than 2.4 V.
- $V_{BAT} = 1.8 \sim 3.6 V$: When V_{DD} is turned off, (through the internal power switch) independently powers the RTC, external low-frequency oscillator and backup registers. (Pay attention to V_{BAT} power supply)

2.5.4 Power supply monitor

This product integrates a power-on reset (POR)/power-down reset (PDR) circuit, which is always in working condition to ensure that the system is in supply. It works when the power exceeds 2.4V; when V_{DD} is lower than the set threshold ($V_{POR/PDR}$), the device is placed in the reset state without using an external reset circuit.

In addition, the system is equipped with a programmable voltage monitor (PVD), which needs to be turned on by software to compare the voltage of V_{DD} power supply with the set threshold V_{PVD}

Turn on the corresponding edge interrupt of PVD, and you can receive interrupt notification when V_{DD} drops to the PVD threshold or rises to the PVD threshold. Refer to Chapter 4 for the values of $V_{POR/PDR}$ and V_{PVD} .

2.5.5 Voltage regulator

After reset, the regulator is automatically turned on, and there are 3 operation modes according to the application mode.

- ON mode: normal operation, providing stable core power.
- Low-power mode: When the CPU enters Stop mode, the regulator can be selected to run with low power consumption.
- OFF mode: When the CPU enters Standby mode, it automatically switches the regulator to this mode, the voltage regulator output is in high impedance, and the core power.

The voltage regulator is always ON after reset. It is OFF in Standby mode, and the voltage regulator output is in high impedance.

2.5.6 Low-power mode

The system supports 3 low-power modes, which can be selected for low power consumption, short start-up time and multiple wake-up events to achieve the best balance.

Sleep mode

In sleep mode, only the CPU clock is stopped, but all peripheral clocks are powered normally and the peripherals are in a working state. This mode is the most shallow Low power mode, but it is the fastest mode to wake-up the system.

Exit condition: any interrupt or wake-up event.

Stop mode

In this mode, the FLASH enters low power mode, and the PLL, HSI RC oscillator and HSE crystal oscillator are turned off. In the case of keeping the contents of SRAM and registers not lost, the stop mode can achieve the lowest power consumption.

Exit conditions: any external interrupt/event (EXTI signal), external reset signal on NRST,

IWDG reset, among which EXTI signal includes one of 16 external I/O ports, PVD output, RTC alarm clock, Ethernet wake-up signal or USB wake-up signal.

Standby mode

In this mode, the main LDO of the system is turned off, the low-power LDO supplies power to the wake-up circuit, all other digital circuits are powered off, and the FLASH is powered off. The system wakes up from standby mode will generate a reset, and SBF (PWR_CSR) will be set at the same time. After waking up, check the SBF status to know the low-power mode before waking up. SBF is cleared by the CSBF (PWR_CR) bit. In the standby mode, the contents of 32KB of SRAM can be kept (depending on the planning and configuration before going to bed), and the contents of the backup registers are kept.

Exit conditions: any external interrupt/event (EXTI signal), external reset signal on NRST, IWDG reset, a rising edge on the WKUP pin, where EXTI signal includes one of 16 external I/O ports, RTC alarm clock, Ethernet Wake-up signal, USB.

2.5.7 CRC (cyclic redundancy check) calculation unit

The CRC (cyclic redundancy check) calculation unit uses a fixed polynomial generator to generate a CRC code from a 32-bit data word. In many applications, CRC-based technology is used to verify the consistency of data transmission or storage. Within the scope of the EN/IEC 60335-1 standard, a means of detecting flash errors is provided. The CRC calculation unit can be used to calculate the signature of the software in real time and compare it with the signature generated when the software is linked and generated.

2.5.8 Nested Vectored Interrupt Controller (NVIC)

The product has a built-in Nested Vectored Interrupt Controller (NVIC), which manages 88 maskable interrupt channels and 16 core interrupt channels. It has 16 programmable priority levels.

- Closely coupled NVIC, which enables low latency interrupt processing
- Vectorized interrupt design implements that vector entry address directly enters the core
- 16 nested levels, can be changed dynamically
- Enable early processing of interrupts
- Enable efficient processing of late arriving interrupts
- Support interrupt Tail-Chaining
- Provide first-time response to non-maskable interrupts
- Auto stack and resume during interrupt entry and exit, without additional instruction overhead

This module provides flexible interrupt management, with the lowest interrupt latency.

2.5.9 External interrupt/event controller (EXTI)

The external interrupt/event controller contains a total of 19 edge detectors for generating interrupt/event requests. Each interrupt line can independently configure its trigger event (rising edge or falling edge or both edges), and can be individually masked; the suspend register maintains all interrupt request states. EXTI can detect that the pulse width is smaller than the clock period of the internal APB2. Up to 80 general-purpose I/O ports can be connected to 16 external interrupt lines.

2.5.10 General DMA controller

The system has built-in 2 groups of general-purpose DMA controllers, manages 18 channels in total, and flexibly handles high-speed data transmission from memory to memory, peripherals to memory, and memory to peripherals, and supports ring buffer mode. Each channel has a dedicated hardware DMA request logic to support one or more peripherals' access requests to the memory. The access priority, transfer length, source address and destination address of the transfer can be configured.

The main peripherals used by DMA include: general/advanced/basic timers TIMx, ADC, DAC, I²S, USART, I²C, SPI, and SDIO.

Note: DMA1, DMA2 and CPU access the system SRAM after arbitration by the arbiter.

2.5.11 Clock and Boot

The system clock source HSI is turned on by default. After the clock is not configured or reset, the internal 8MHz RC oscillator is used as the default CPU clock, and then an external 3~25MHz clock or PLL clock can

be additionally selected. When the clock security mode is turned on, if the HSE is used as the system clock (directly or indirectly), the system clock will automatically switch to the internal RC oscillator when the external clock is detected to be invalid, and the HSE and PLL will be automatically turned off at the same time; In power consumption mode, the system will automatically switch to the internal RC oscillator after waking up. If the clock interrupt is enabled, the software can receive the corresponding interrupt.

Multiple prescalers are used to configure the frequency of AHB. The high-speed APB (APB2) and low-speed APB (APB1) regions provide peripheral clocks with a maximum frequency of 144MHz. Refer to the clock tree block diagram in Figure 2-3. The clock source of the I²S unit is another dedicated PLL (PLL3), so that the I²S master clock can generate all standard sampling frequencies between 8 kHz and 192 kHz.

2.5.12 RTC (Real Time Clock) and backup registers

The RTC and the backup register are in the backup power supply area inside the system. When V_{DD} is valid, it is powered by V_{DD} , and when V_{DD} is invalid, the internal power is automatically switched to the V_{BAT} pin.

The RTC real-time clock is a set of 32-bit programmable counters, and the time base supports 20-bit prescaler for measurement of longer time periods. The clock reference source is a high-speed external clock divided by 128 (HSE/128), external crystal low-frequency oscillator (LSE) or internal low-power RC oscillator (LSI). The LSE also has a backup power supply area, so when the LSE is selected as the RTC time base, the RTC setting and time can remain unchanged after the system resets or wakes up from standby mode.

The backup register contains 42 16-bit registers, which can be used to store 84 bytes of user application data. This data can continue to be maintained after wake-up from standby, or system reset or power reset. When the intrusion detection function is turned on, once the intrusion detection signal is valid, all contents in the backup register will be cleared.

2.5.13 Analog-to-digital converter (ADC) and touch key capacitance detection (TKey)

The product is embedded with 2 12-bit analog/digital converters (ADC), sharing up to 16 external channels and 2 internal channels for sampling. The programmable channel sampling time can realize single, continuous, scanning or discontinuous conversion. And supports dual ADC conversion mode. The analog watchdog function is provided to allow very precise monitoring of one or more selected channels for monitoring the signal voltage of the channel. It supports external event trigger conversion, the trigger source includes the internal signal and external pin of the on-chip timer; it also supports the use of DMA operations.

ADC internal channel sampling includes one channel of built-in temperature sensor sampling and one channel of internal reference power sampling. The temperature sensor generates a voltage that varies linearly with temperature. The temperature sensor is internally connected to the IN16 input channel, which is used to convert the output of the sensor to a digital value.

The capacitance touch key detection unit provides up to 16 detection channels, multiplexing the external channels of the ADC module. The detection result is converted and output by the ADC module, and the state of the touch key is recognized by the user software.

2.5.14 Digital-to-analog converter (DAC)

The product is embedded with 2 12-bit voltage output digital/analog converters (DAC), converts 2 digital signals into 2 analog voltage signals and outputs them, supports dual DAC channel independent or synchronous conversion, supports external event trigger conversion, trigger sources include Internal signals and external pins of the on-chip timer (EXTI line 9). Triangular wave and noise generation can be realized. It supports the use of

DMA operations.

2.5.15 Timer and watchdog

The timers in the system include advanced timers, general timers, basic timers, watchdog timers, and system time base timers. The number of timers included in different products in the series is different, please refer to Table 2-2 for details.

Table 2-2 Timer comparison

Tim	ner	Resolution	Count Type	Time Base	DMA	Function
	TIM1					PWM complementary output,
Advanced	TIM8		Up	APB2 time		single pulse output
control	TIM9	16 bits	Down	domain	Supported	Input capture
timer			Up/down	16-bit divider		Output compare
	TIM10					Timer count
	TIM2					
General	TIM3	16 bits	Up	APB1 time		Input capture
purpose	TIM4		Down	domain	Supported	Output compare
timer	TIM5 ⁽¹⁾	16/32 bits	Up/down	16-bit divider		Timer count
D .	TIM6			APB1 time		
Basic	TD 45	16 bits	Up	domain	Supported	Timing count
timer	TIM7			16-bit divider		
				APB1 time		
				domain	NT 4	Tr
Window v	vatchdog	7 bits	Down	4 types of	Not	Timing
				frequency	supported	Reset the system (normal work)
				division		
				APB1 time		
T 1	1 .			domain	3. T .	Timing
-	Independent		Down	7 types of	Not	Reset the system (normal work +
watchdog				frequency	supported	low-power work)
				division		
CT' 1	т:	241:4	D	SYSCLK or	Not	Timin -
SysTick	11mer	24 bits	Down	SYSCLK/8	supported	Timing

Note1: TIM5 in CH32F208 (wireless) is a 32-bit general purpose timer.

Advanced control timer

The advanced control timer is a 16-bit auto-loading up/down counter with a 16-bit programmable prescaler. In addition to the complete general-purpose timer function, it can be regarded as a three-phase PWM generator distributed to 6 channels, with a complementary PWM output function with dead zone insertion, allowing the timer to be updated after a specified number of counter cycles to repeat Counting cycle, braking function, etc. Many functions of the advanced control timer are the same as the general timer, and the internal structure is also the same. Therefore, the advanced control timer can cooperate with other TIM timers through the timer link function to provide synchronization or event link functions.

General purpose timer

The general timer is a 16-bit or 32-bit auto-loading up/down counter with a programmable 16-bit prescaler and 4 independent channels. Each channel supports input capture, output comparison, and PWM generation and single pulse mode output. It can also work with advanced control timers through the timer link function to provide synchronization or event link functions. In debug mode, the counter can be frozen while the PWM outputs are disabled, thereby cutting off the switches controlled by these outputs. Any general-purpose timer can be used to generate PWM output. Each timer has an independent DMA request mechanism. These timers can also process signals from incremental encoders, as well as digital outputs from 1 to 3 Hall sensors.

Basic timer

The basic timer is a 16-bit auto-load counter that supports a 16-bit programmable prescaler. Digital-to-analog conversion (DAC) can provide a clock and trigger the synchronization circuit of the DAC. The basic timers are independent of each other and do not share any resources with each other.

Independent watchdog

The independent watchdog is a configurable 12-bit down counter that supports 7 frequency division factors. The clock is provided by an internal independent 40 kHz RC oscillator (LSI); because the LSI is independent of the main clock, it can run in stop and standby modes. IWDG is outside the main program and can work completely independently. Therefore, it is used to reset the entire system when a problem occurs, or as a free timer to provide timeout management for the application. It can be configured as software or hardware to start the watchdog through the option byte. In debug mode, the counter can be frozen.

Window watchdog

The window watchdog is a 7-bit down counter and can be set to free-running. It can be used to reset the entire system when a problem occurs. It is driven by the main clock and has an early warning interrupt function; in debug mode, the counter can be frozen.

SysTick timer

This is a 24-bit decrement counter that comes with the ARM core controller. It is used to generate SYSTICK anomalies (exception number: 15). It can be dedicated to the real-time operating system (RTOS) to provide a "heartbeat" tick for the system, or it can be used as a standard 24-bit decrement counter. It has an automatic reload function and a programmable clock source.

2.5.16 Communication interface

2.5.16.1 Universal synchronous asynchronous receiver transmitter (USART)

The product provides 3 groups of Universal Synchronous/Asynchronous Receiver Transmitters (USART1, USART2, USART3), and 5 groups of Universal Asynchronous Receiver Transmitters (UART4, UART5, UART6, UART7, UART8). It supports full-duplex asynchronous communication, synchronous one-way communication and half-duplex single-wire communication. It also supports LIN (Local Interconnect Network), compatible with ISO7816 smart card protocol and IrDA SIR ENDEC transmission codec specification, and modem (CTS/RTS hardware flow control) operation. It also allows multi-processor communication. It uses a fractional baud rate generator system and supports DMA operation continuous communication.

2.5.16.2 Serial peripheral interface (SPI)

Up to 3 groups of serial peripherals interface (SPI) provide master or slave operation, dynamic switching. Support multi-master mode, full-duplex or half-duplex synchronous transmission, support basic SD card and MMC mode. Programmable clock polarity and phase, data bit width provides 8 or 16-bit selection, reliable

communication hardware CRC generation/check, and supports DMA operation continuous communication.

2.5.16.3 I2S (audio) port

The highest 2 standard I²S interfaces (multiplexed with SPI2 and SPI3) work in master or slave mode. The software can be configured as a 16/32-bit data packet transmission frame, supports audio sampling frequencies from 8kHz to 192kHz, and supports 4 audio standards. In master mode, its master clock can be output to an external DAC or CODEC (decoder) at a fixed 256 times audio sampling frequency, and supports DMA.

2.5.16.4 I2C bus

Up to 2 I²C bus interfaces can work in multi-master mode or slave mode, perform all I²C Bus specific timing, protocol, arbitration, etc. It supports both standard and fast speed, and is compatible with SMBus2.0.

The I²C interface provides 7-bit or 10-bit addressing, and supports dual slave addressing in 7-bit slave mode. It integrates built-in hardware CRC generator/checker. It also supports DMA operation and supports SMBus bus version 2.0 / PMBus bus.

2.5.16.5 Controller area network (CAN)

The CAN interface is compatible with specifications 2.0A and 2.0B (active), the baud rate is up to 1Mbits/s, and it supports time-triggered communication. It can receive and send standard frames with 11-bit identifiers, as well as extended frames with 29-bit identifiers. It has 3 sending mailboxes and 2 3-level deep receiving FIFOs.

Products with 2 CAN controllers share 28 configurable filters and 512 bytes of SRAM memory resources.

With 1 set of CAN controller products, there are only 14 configurable filters, and they share a dedicated 512-byte SRAM memory with the USBD module for data transmission and reception. When USBD and CAN are used at the same time, in order to prevent access to SRAM conflicts, USBD can only use the lower 384 bytes.

2.5.16.6 Universal serial bus device (USBD)

The product is embedded with a USB2.0 full-speed controller, which complies with the USB2.0 Fullspeed standard. USBD provides 16 configurable USB device endpoints, supports low-speed devices and full-speed devices, supports control/batch/synchronization/interrupt transmission, double buffer mechanism, USB suspend/resume operations, and has standby/wake-up functions. The USB dedicated 48MHz clock is directly generated by the internal main PLL frequency division.

2.5.16.7 Universal serial bus USB2.0 full-speed host/device controller (USBHD)

The USB2.0 full-speed host controller and device controller (USBHD) follow the USB2.0 Fullspeed standard. It provides 16 configurable USB device endpoints and a set of host endpoints. Support control/batch/synchronization/interrupt transmission, double buffer mechanism, USB bus suspend/resume operation, and provide standby/wake-up functions. The 48MHz clock dedicated to the USBHD module is directly generated by the internal main PLL frequency division (the PLL must be 144MHz or 96MHz or 48MHz).

2.5.16.8 Universal serial bus USB2.0 full-speed OTG (OTG-FS)

OTG_FS is a dual-role USB controller that supports the functions of the host side and the device side, and is compatible with the On-The-Go Supplement to the USB2.0 specification. At the same time, the controller can also be configured as a controller that only supports host-side or device-side functions, and is compatible with

the USB2.0 full-speed specification. The controller uses a 48MHz clock derived from the PLL frequency division. The main features include:

- Support (the physical layer of the OTG_FS controller) USB On-The-Go Supplement, defined as an optional item OTG protocol in the Revision1.3 specification
- Configure USB full-speed host, USB full-speed/low-speed device, USB dual-role device through software
- Provide power saving function
- Support control transmission, batch transmission, interrupt transmission, real-time/synchronous transmission
- Provide bus reset, suspend, wake up and resume functions

2.5.16.9 Universal serial bus USB2.0 high-speed host/device controller (USBHS)

The USB2.0 high-speed controller has the dual roles of a host controller and a device controller, and has an embedded USB-PHY transceiver unit. When used as a host controller, it can support low-speed, full-speed, and high-speed USB devices. When used as a device controller, it can be flexibly set to low-speed, full-speed or high-speed mode to adapt to various applications. The main features include:

- Support for USB 2.0, USB 1.1, USB 1.0 protocol specifications
- Support for control transmission, batch transmission, interrupt transmission, real-time/synchronous transmission
- bus reset, suspend, wake up and resume functions
- Support for high-speed HUB
- 16 groups of upper and lower transmission channels in device mode, and support the configuration of 16 endpoint numbers
- Except for device endpoint 0, all other endpoints support data packets up to 1024 bytes, and double buffering can be used

2.5.16.10 Digital video port (DVP)

DVP (Digital Video Port) is used to connect the camera module to receive the image data stream. It provides 8/10/12bit parallel interface communication. It supports image data organized in original line and frame formats, such as YUV, RGB, etc., and also supports compressed image data streams such as JPEG format. When receiving, it mainly relies on VSYNC and HSYNC signal synchronization. It also supports image cropping.

2.5.16.11 SDIO host controller

The SDIO host interface provides operation interfaces for multimedia cards (MMC), SD memory cards, SDIO cards, and CE-ATA devices. It supports 3 different data bus modes: 1-bit (default), 4-bit and 8-bit. In 8-bit mode, the interface can make the data transfer rate up to 48MHz. This interface is fully compatible with Multimedia Card System Specification 4.2 (forward compatible), SD I/O Card Specification 2.0, SD Memory Card Specification 2.0, and CE-ATA Digital Protocol Specification 1.1.

2.5.16.12 Flexible static memory controller (FSMC)

The FSMC interface mainly provides a synchronous or asynchronous memory interface, and supports devices such as SRAM, PSRAM, NOR, and NAND. The internal AHB transmission signal is converted into a suitable external communication protocol, allowing continuous access to 8/16/32-bit data. And the sampling delay time can be flexibly configured to meet the timing of different devices.

In addition, FSMC can also be used for most graphics LCD controller interfaces. It supports Intel 8080 and

Motorola 6800 modes, making it easy to build a simple graphics application environment or a high-performance solution for dedicated acceleration controllers.

2.5.16.13 Gigabit Ethernet controller (MAC, +10M PHY)

The product provides a Gigabit Ethernet Media Access Controller (MAC) that meets the IEEE 802.3-2002 standard, which acts as the data link layer. Its Link supports up to 1Gbps, and provides MII/RMII/RGMII interfaces to connect to external PHY (Gigabit /100M/speed self-adaptive, built-in 10M PHY transceiver). The application is combined with TCP/IP protocol stack interface to realize the development of network products. The main features include:

- Complying with IEEE.802.3 standard
- RGMII, RMII, MII interface, connect external Ethernet PHY transceiver
- Support for full-duplex operation, supports 10/100/1000Mbps data transmission rate
- The hardware automatically completes IPv4 and IPv6 packet integrity check, IP/ICMP/UDP/TCP packet check and computer frame length filling
- Multiple MAC address filtering modes
- SMI configuring and managing external PHY

2.5.17 General-purpose input and output (GPIO)

The system provides 5 groups of GPIO ports with a total of 80 GPIO pins. Each pin can be configured by software as output (push-pull or open-drain), input (with or without pull-up or pull-down) or multiplexed peripheral function port. Most GPIO pins are shared with digital or analog multiplexed peripherals. Except for ports with analog input functions, all GPIO pins have high current passing capabilities. A locking mechanism is provided to freeze the IO configuration to avoid accidental writing to the I/O register.

Most of the IO pins in the system are provided by V_{10} . Changing the V_{10} power supply will change the high value of the IO pin output level to adapt to the external communication interface level. Please refer to the pin description for specific pins.

2.5.18 Random number generator (RNG)

The product is integrated with a random number generator, which provides a 32-bit random number through the internal analog circuit.

2.5.19 Operational amplifier/comparator (OPA)

The product has built-in 4 groups of operational amplifiers/comparators, and the internal selection is linked to the ADC and TIMx peripherals. Its input and output can be selected by changing the configuration to select multiple channels. It supports to amplify the external analog small signal and send it to the ADC to realize the small signal ADC conversion. It can also complete the signal comparator function. The comparison result is output by GPIO or directly connected to the input channel of TIMx.

2.5.20 Serial 2-wire debug interface (SWD)


The ARM core comes with a SW-DP interface, which is a serial 2-wire debug interface, including SWDIO and SWCLK pins. After the system is powered on or reset, the debug interface pin function is enabled by default.

Chapter 3 Pinouts and pin definitions

3.1 Pinouts


3.1.1 Interconnectivity device F207

CH32F207VCT6




3.1.2 Connectivity device F205

CH32F205RBT6




3.1.3 High-density general-purpose device F203

CH32F203VCT6




CH32F203RC/BT6 CH32F203CBT6 VIO_3 VSS_3 PB9 PB8 PB7 PB6 PB5 PB4 PB3 PA15 PA15 VDD 1 VBAT VDD 2 PC13/TAMPER-RTC VSS_2 PC14/OSC32IN PC15/OSC32OUT PA13/SWDIO PA12/USB1DP OSC_IN/PD0 OSC_OUT/PD1 VBAT PC13/TAMPER_RTC PC14/OSC32IN 36 35 34 33 32 31 30 29 428 427 426 425 VDD_2 VSS 2 PA11/USB1DM PA10 @VDD power 7 8 9 10 NRST PA9 PA13/SWDIO PC0/ADC10 PC15/OSC32OUT PA8 PA12/USB1DP @VIO power PC1/ADC11 OSC_IN/PD0 PA11/USB1DM ■ @VDD&VIO power OSC_OUT/PD1 NRST PA10 PA9 PC2/ADC12 PC8/TXP @VDD&VBAT power PC3/ADC13 PC7/RXN 37 36 35 34 33 33 ■ @VDD&VBAT power VSSA VDDA PC6/RXP PB15 VSSA VDDA PA8 PB15 15 15 16 10 11 12 PA0/WKUP/ADC0 PB14 PA0/WKUP/ADC0 PB14 PA1/ADC1 **PB13** PA1/ADC1 PB13 PA2/ADC2 PA2/ADC2 PA3/ADC3 PA4/ADC4/DAC0 PA5/ADC5/DAC1 PA6/ADC5/DAC1 PA6/ADC7 PA6/ADC7 PB0/ADC9 PB1/ADC9 PB1/AD PAS/ADCS/DACI PAS/ADCS/DACI PAS/ADC7 PC4/ADC14 PC5/ADC15 PB/ADC9 PB1/ADC9 PB1/BDC9 P VDD 4 PA4/ADC4/DAC0 PA3/ADC3

3.1.4 Low-and-medium-density general-purpose device F203




CH32F203K8T6




3.1.5 Wireless device F208

CH32F208WBU6



CH32F208RBT6



3.2 Pin definitions

Table 3-1 CH32F203_205_207xB/xC pin definitions

Note: The pin function in the table below refer to all functions and do not involve specific model(s). There are differences in peripheral resources between different models. Please confirm whether this function is available according to the particular model's resource table before viewing this table.

	in N		The particular mo				viewing this table.	
LQFP48	LQFP64M	LQFP100	Pin name	Pin type	I/O structure	Main function (after reset)	Default alternate function	Remapping function
-	-	1	PE2	I/O	FT	PE2	FSMC_A23	TIM10_BKIN_2
-	-	2	PE3	I/O	FT	PE3	FSMC_A19	TIM10_CH1N_2
-	1	3	PE4	I/O	FT	PE4	FSMC_A20	TIM10_CH2N_2
-	1	4	PE5	I/O	FT	PE5	FSMC_A21	TIM10_CH3N_2
-	1	5	PE6	I/O	FT	PE5	FSMC_A22	
1	1	6	V_{BAT}	P	-	V_{BAT}		
2	2	7	PC13- TAMPER-RTC ⁽²⁾	I/O	-	PC13 ⁽³⁾	TAMPER-RTC	TIM8_CH4_1
3	3	8	PC14- OSC32_IN ⁽²⁾	I/O/A	-	PC14 ⁽³⁾	OSC32_IN	TIM9_CH4_1
4	4	9	PC15- OSC32_OUT ⁽²⁾	I/O/A	-	PC15 ⁽³⁾	OSC32_OUT	TIM10_CH4_1
-	-	10	$ m V_{SS_5}$	P	ı	V_{SS_5}		
-	-	11	$ m V_{DD_5}$	P	-	V_{DD_5}		
5	5	12	OSC_IN	I/A	-	OSC_IN		PD0 ⁽⁴⁾
6	6	13	OSC_OUT	O/A	-	OSC_OUT		PD1 ⁽⁴⁾
7	7	14	NRST	I	-	NRST		
-	8	15	PC0	I/O/A	-	PC0	ADC_IN10 TIM9_CH1N UART6_TX ETH_RGMII_RXC	
-	9	16	PC1	I/O/A	-	PC1	ADC_IN11 TIM9_CH2N UART6_RX ETH_MII_MDC ETH_RMII_MDC ETH_RGMII_RXCTL	
-	10	17	PC2	I/O/A	-	PC2	ADC_IN12 TIM9_CH3N UART7_TX OPA3_CH1N ETH_MII_TXD2 ETH_RGMII_RXD0	

_	1			1			T I	
							ADC_IN13	
							TIM10_CH3	
	11	18	PC3	I/O/A		PC3	UART7_RX	
-	11	18	PC3	I/O/A	-	PC3	OPA4_CH1N	
							ETH_MII_TX_CLK	
							ETH RGMII RXD1	
8	12	19	V_{SSA}	P	1	V_{SSA}		
-	-	20	$V_{ ext{REF-}}$	P	ı	$V_{\text{REF-}}$		
-	-	21	V_{REF^+}	P	1	V_{REF^+}		
9	13	22	$ m V_{DDA}$	P	ı	V_{DDA}		
							WKUP	
							USART2_CTS	
							ADC_IN0	
							TIM2_CH1	
10	1.4	22	DAO MIZITA	T/O/A		DAO	TIM2_ETR	TIM2_CH1_ETR_2
10	14	23	PA0-WKUP	I/O/A	-	PA0	TIM5_CH1	TIM8_ETR_1
							TIM8 ETR	
							OPA4 OUT0	
							ETH_MII_CRS_WKUP	
							ETH RGMII RXD2	
							USART2 RTS	
							ADC IN1	
							TIM5 CH2	
							TIM2 CH2	TIM2_CH2_2
11	15	24	PA1	I/O/A	-	PA1	OPA3 OUT0	TIM9 BKIN 1
							ETH MII RX CLK	11117_B11111_1
							ETH RMII REF CLK	
							ETH_RGMII_RXD3	
							USART2 TX	
							TIM5 CH3	
							ADC IN2	
							TIM2_CH3	
							TIM2_CH3 TIM9 CH1	TIM2_CH3_1
12	16	25	PA2	I/O/A	-	PA2	TIM9_CITI TIM9_ETR	TIM9_CH1_ETR_1
							OPA2 OUT0	Inviv_CIII_EIK_I
							ETH MII MDIO	
							ETH_RMII_MDIO ETH_RMII_MDIO	
							ETH_RMII_MDIO ETH RGMII GTXC	
-								
							USART2_RX	
							TIM5_CH4	
12	17	26	DA 2	I/O/A		DA 2	ADC_IN3	TIM2_CH4_1
13	17	26	PA3	I/O/A	-	PA3	TIM2_CH4	TIM9_CH2_1
							TIM9_CH2	_
							OPA1_OUT0	
							ETH_MII_COL	

							ETH RGMII TXEN	
_	18	27	V_{SS_4}	P	-	V _{SS_4}	EIII_KGIVIII_IZEIV	
-	19	28	V_{DD_4}	P		V_{DD_4}		
	17	20	▼ DD_4	1		▼ DD_4	SPI1 NSS	
14	20	29	PA4	I/O/A	-	PA4	USART2_CK ADC_IN4 DAC_OUT1 TIM9_CH3 DVP_HSYNC	SPI3_NSS I2S3_WS TIM9_CH3_1
15	21	30	PA5	I/O/A	-	PA5	SPI1_SCK ADC_IN5 DAC_OUT2 OPA2_CH1N DVP_VSYNC	TIM10_CH1N_1 USART1_CTS_2 USART1_CK_3
16	22	31	PA6	I/O/A	-	PA6	SPI1_MISO TIM8_BKIN ADC_IN6 TIM3_CH1 OPA1_CH1N DVP_PCLK	TIM1_BKIN_1 USART1_TX_3 UART7_TX_1 TIM10_CH2N_1
17	23	32	PA7	I/O/A	-	PA7	SPI1_MOSI TIM8_CH1N ADC_IN7 TIM3_CH2 OPA2_CH1P ETH_MII_RX_DV ETH_RMII_CRS_DV ETH_RGMII_TXD0	TIM1_CH1N_1 USART1_RX_3 UART7_RX_1 TIM10_CH3N_1
-	24	33	PC4	I/O/A	-	PC4	ADC_IN14 TIM9_CH4 UART8_TX OPA4_CH1P ETH_MII_RXD0 ETH_RMII_RXD0 ETH_RGMII_TXD1	USART1_CTS_3
-	25	34	PC5	I/O/A	-	PC5	ADC_IN15 TIM9_BKIN UART8_RX OPA3_CH1P ETH_MII_RXD1 ETH_RMII_RXD1 ETH_RGMII_TXD2	USART1_RTS_3
18	26	35	PB0	I/O/A	-	PB0	ADC_IN8 TIM3_CH3 TIM8_CH2N	TIM1_CH2N_1 TIM3_CH3_2 TIM9_CH1N_1

				1		ı		
							OPA1_CH1P	UART4_TX_1
							ETH_MII_RXD2	
							ETH_RGMII_TXD3	
							ADC_IN9	
							TIM3 CH4	TIM1 CH3N 1
		•	22.4	7/0//		224	TIM8 CH3N	TIM3 CH4 2
19	27	36	PB1	I/O/A	-	PB1	OPA4 CH0N	TIM9 CH2N 1
							ETH MII RXD3	UART4 RX 1
							ETH RGMII 125IN	
20	28	37	PB2	I/O	FT	PB2/BOOT1	OPA3 CH0N	TIM9 CH3N 1
		-					FSMC D4	
-	-	38	PE7	I/O/A	FT	PE7	OPA3 OUT1	TIM1_ETR_3
							FSMC D5	TIM1_CH1N_3
-	-	39	PE8	I/O/A	FT	PE8	OPA4 OUT1	UART5 TX 2
							01A4_0011	
-	-	40	PE9	I/O	FT	PE9	FSMC_D6	TIM1_CH1_3
								UART5_RX_2
_	-	41	PE10	I/O	FT	PE10	FSMC D7	TIM1_CH2N_3
							_	UART6_TX_2
_	_	42	PE11	I/O	FT	PE11	FSMC D8	TIM1_CH2_3
								UART6_RX_2
l _	_	43	PE12	I/O	FT	PE12	FSMC D9	TIM1_CH3N_3
		73	1 L12	1/0	1 1	11212	TSMC_D)	UART7_TX_2
		44	PE13	I/O	FT	PE13	ECMC D10	TIM1_CH3_3
-	-	44	PE13	1/0	ГΙ	PE13	FSMC_D10	UART7_RX_2
		4.5	DE1.4	1/0/4	DTD	DE14	FSMC_D11	TIM1_CH4_3
-	-	45	PE14	I/O/A	FT	PE14	OPA2_OUT1	UART8_TX_2
			2212	7/0//		P. 1. 4	FSMC D12	TIM1_BKIN_3
-	-	46	PE15	I/O/A	FT	PE15	OPA1_OUT1	UART8_RX_2
							I2C2 SCL	
							USART3 TX	TIM2_CH3_2
21	29	47	PB10	I/O/A	FT	PB10	OPA2 CH0N	TIM2_CH3_3
							ETH MII RX ER	TIM10_BKIN_1
							I2C2 SDA	
							USART3 RX	TIM2_CH4_2
22	30	48	PB11	I/O/A	FT	PB11	OPA1 CH0N	TIM2_CH4_2 TIM2_CH4_3
	50	70	1 111	I O/A	1 1	1 111	ETH MII TX EN	TIM10 ETR 1
							ETH_MII_TX_EN ETH RMII TX EN	THVIIU_LIK_I
22	21	49	17	P		V	LIII_KWIII_IA_EN	
23	31		V_{SS_1}	P		V_{SS_1}		
-	32	50	V _{IO_1}			V _{IO_1}		
24	-	-	$V_{DD_IO_1}$	P		$V_{DD_IO_1}$	GET 312	
							SPI2_NSS	
25	33	51	PB12	I/O/A	FT	PB12	I2S2_WS	
			-				I2C2_SMBA	
							USART3_CK	

_							ı	
							TIM1_BKIN	
							OPA4_CH0P	
							CAN2_RX	
							ETH_MII_TXD0	
							ETH_RMII_TXD0	
							SPI2_SCK	
							I2S2_CK	
							USART3_CTS	
26	34	52	PB13	I/O/A	FT	PB13	TIM1_CH1N	USART3_CTS_1
20	34	32	1 1 1 3	1/0/11	11	1 1 1 3	OPA3_CH0P	05/MC15_C15_1
							CAN2_TX	
							ETH_MII_TXD1	
							ETH_RMII_TXD1	
							SPI2_MISO	
27	35	53	PB14	I/O/A	FT	PB14	TIM1_CH2N	IICADT2 DTC 1
21	33	33	FD14	I/O/A	ГІ	rb14	USART3_RTS	USART3_RTS_1
							OPA2_CH0P	
28	36	54	DD 15	I/O/A	FT	PB15	SPI2_MOSI/I2S2_SD	LICADT1 TV 1
28	30	34	PB15	I/O/A	ГІ	PB13	TIM1_CH3N/OPA1_CH0P	USART1_TX_2
								USART3_TX_3
		55	PD8	I/O	FT	PD8	ECMC D12	TIM9_CH1N_2
-	-	33	PD8	1/0	ГІ	PD8	FSMC_D13	ETH_MII_RX_DV
								ETH_RMII_CRS_DV
								USART3_RX_3
		5.0	DD0	I/O	ET	DDO	ECMC D14	TIM9_CH1_ETR_2
-	-	56	PD9	I/O	FT	PD9	FSMC_D14	ETH_MII_RXD0
								ETH_RMII_RXD0
								USART3_CK_3
		57	DD 10	1/0	ET	DD 10	FCMC D15	TIM9_CH2N_2
-	-	57	PD10	I/O	FT	PD10	FSMC_D15	ETH_MII_RXD1
								ETH_RMII_RXD1
								USART3_CTS_3
-	-	58	PD11	I/O	FT	PD11	FSMC_A16	TIM9_CH2_2
							_	ETH_MII_RXD2
								TIM4_CH1_1
		50	DD 10	1/0	PT	DD 12	E010 115	TIM9_CH3N_2
-	-	59	PD12	I/O	FT	PD12	FSMC_A17	USART3_RTS_3
								ETH_MII_RXD3
			PD 12	1/0	DE	DD 12	EGMC 440	TIM4_CH2_1
-	-	60	PD13	I/O	FT	PD13	FSMC_A18	TIM9_CH3_2
		<i>(</i> 1	DD 1.4	1/0	PE	DD 1.4	EGITO DO	TIM4_CH3_1
-	-	61	PD14	I/O	FT	PD14	FSMC_D0	TIM9_BKIN_2
			P - 4 -	T/-	-	P - 4 -	Desta 7	TIM4_CH4_1
-	-	62	PD15	I/O	FT	PD15	FSMC_D1	TIM9_CH4_2
-	37	63	PC6	I/O	FT	PC6	I2S2 MCK	TIM3_CH1_3
Ь—	<u> </u>			1			_	

							TIM8_CH1	
							SDIO_D6	
							ETH_RXP	
							I2S3_MCK	
	20	<i>(</i> 1	DC7	1/0	ET	DC7	TIM8_CH2	TIM2 CH2 2
-	38	64	PC7	I/O	FT	PC7	SDIO_D7	TIM3_CH2_3
							ETH RXN	
							TIM8_CH3	
		_	_				SDIO D0	
-	39	65	PC8	I/O	FT	PC8	ETH TXP	TIM3_CH3_3
							DVP D2	
							TIM8_CH4	
			_				SDIO D1	
-	40	66	PC9	I/O	FT	PC9	ETH TXN	TIM3_CH4_3
							DVP D3	
							USART1 CK	USART1_CK_1
29	41	67	PA8	I/O	FT	PA8	TIM1 CH1	USART1 RX 2
							MCO	TIM1_CH1_1
							USART1 TX	
							TIM1_CH2	USART1 RTS 2
30	42	68	PA9	I/O	FT	PA9	OTG FS VBUS	TIM1 CH2 1
							DVP D0	
							USART1_RX	
							TIM1_CH3	USART1_CK_2
31	43	69	PA10	I/O	FT	PA10	OTG FS ID	TIM1_CH3_1
							DVP_D1	
							USART1_CTS	
							USBDM	
32	44	70	PA11	I/O/A	FT	PA11	CAN1 RX	USART1_CTS_1
							TIM1 CH4	TIM1_CH4_1
							OTG FS DM	
							USART1 RTS	
							USBDP	
							CAN1_TX	USART1 RTS 1
33	45	71	PA12	I/O/A	FT	PA12	TIM1_ETR	TIM1 ETR 1
							TIM10_CH1N	
							OTG_FS_DP	
								PA13
34	46	72	PA13	I/O	FT	SWDIO	TIM10_CH2N	TIM8_CH1N_1
_	-	73					Unused	
35	47	74	$ m V_{SS_2}$	P	-	V_{SS_2}		
36	48	75	V_{DD_2}	P	-	V_{DD_2}		
								TIM8_CH2N_1
37	49	76	PA14	I/O	FT	SWCLK	TIM10_CH3N	UART8_TX_1
								UAKIO_IA_I

								D. 14
<u> </u>								PA14
38	50	77	PA15	I/O	FT	PA15	SPI3_NSS I2S3_WS	TIM2_CH1_ETR_1 TIM2_CH1_ETR_3 SPI1_NSS TIM8_CH3N_1 UART8_RX_1
-	51	78	PC10	I/O	FT	PC10	UART4_TX SDIO_D2 TIM10_ETR DVP_D8	USART3_TX_1 SPI3_SCK I2S3_CK
-	52	79	PC11	I/O	FT	PC11	UART4_RX SDIO_D3 TIM10_CH4 DVP_D4	USART3_RX_1 SPI3_MISO
-	53	80	PC12	I/O	FT	PC12	UART5_TX SDIO_CK TIM10_BKIN DVP_D9	USART3_CK_1 SPI3_MOSI I2S3_SD
-	-	81	PD0	I/O/A	FT	PD0	FSMC_D2	CAN1_RX TIM10_ETR_2
-	-	82	PD1	I/O/A	FT	PD1	FSMC_D3	CAN1_TX TIM10_CH1_2
-	54	83	PD2	I/O	FT	PD2	TIM3_ETR UART5_RX SDIO_CMD DVP D11	TIM3_ETR_2 TIM3_ETR_3
-	-	84	PD3	I/O	FT	PD3	FSMC_CLK	USART2_CTS_1 TIM10_CH2_2
-	-	85	PD4	I/O	FT	PD4	FSMC_NOE	USART2_RTS_1
-	-	86	PD5	I/O	FT	PD5	FSMC_NWE	USART2_TX_1 TIM10_CH3_2
-	-	87	PD6	I/O	FT	PD6	FSMC_NWAIT DVP_D10	USART2_RX_1
-	-	88	PD7	I/O	FT	PD7	FSMC_NE1 FSMC_NCE2	USART2_CK_1 TIM10_CH4_2
39	55	89	PB3	I/O	FT	PB3	SPI3_SCK I2S3_CK	TRACESWO TIM2_CH2_1 TIM2_CH2_3 SPI1_SCK TIM10_CH1_1
40	56	90	PB4	I/O	FT	PB4	SPI3_MISO	TIM3_CH1_2 SPI1_MISO UART5_TX_1 TIM10_CH2_1

	I2C1_SMBA TIM3_CH2_2
	SPI3_MOSI SPI1_MOSI
41 57 91 PB5 I/O - PB5	I2S3_SD CAN2_RX
	ETH_MII_PPS_OUT TIM10_CH3_1
	ETH_RMII_PPS_OUT UART5_RX_1
	I2C1_SCL
	TIM4_CH1 USART1_TX_1
42 58 92 PB6 I/O FT PB6	USBHD_DM CAN2_TX
	DVP_D5 TIM8_CH1_1
	USBHS_DM
	I2C1_SDA
	FSMC_NADV
43 59 93 PB7 I/O FT PB7	TIM4_CH2 USART1_RX_1
	USBHD_DP TIM8_CH2_1
	USBHS_DP
44 60 94 BOOT0 I - BOOT	0
	TIM4_CH3
	SDIO_D4 I2C1_SCL
45 61 95 PB8 I/O/A FT PB8	TIM10_CH1 CAN1_RX
	DVP_D6 UART6_TX_1
	ETH_MII_TXD3 TIM8_CH3_1
	TIM4_CH4 I2C1_SDA
46 62 96 PB9 I/O/A FT PB9	SDIO_D5 CAN1_TX
40 02 90 FB9 10/A F1 FB9	TIM10_CH2 UART6_RX_1
	DVP_D7 TIM8_BKIN_1
DEO LO ET DEO	TIM4_ETR TIM4_ETR_1
97 PE0 I/O FT PE0	TIM4_ETR TIM4_ETR_1 FSMC_NBL0 UART4_TX_2
97 PE0 I/O FT PE0 98 PE1 I/O FT PE1	
	FSMC_NBL0 UART4_TX_2 FSMC_NBL1 UART4_RX_2
98 PE1 I/O FT PE1	FSMC_NBL0 UART4_TX_2 FSMC_NBL1 UART4_RX_2

Table 3-2 CH32F203x6/x8 pin definitions

Note: The pin function in the table below refer to all functions and do not involve specific model(s). There are differences in peripheral resources between different models. Please confirm whether this function is available according to the particular model's resource table before viewing this table.

Pin	No.						
LQFP32	LQFP48/QFN48	Pin name	Pin type (1)	I/O structure	Main function (after reset)	Default alternate function	Remapping function
-	0	V_{SS}	P	-	V_{SS}		
-	1	$V_{\scriptsize BAT}$	P	-	V_{BAT}		

		PC13-					
-	2	TAMPER-RTC ⁽²⁾	I/O	-	PC13 ⁽³⁾	TAMPER-RTC	
		PC14-					
-	3	OSC32_IN ⁽²⁾	I/O/A	-	PC14 ⁽³⁾	OSC32_IN	
		PC15-	710.11		D 01 5(2)	0.0.004	
-	4	OSC32_OUT ⁽²⁾	I/O/A	-	PC15 ⁽³⁾	OSC32_OUT	
2	5	OSC_IN	I/A	-	OSC_IN		PD0 ⁽⁴⁾
3	6	OSC_OUT	O/A	-	OSC_OUT		PD1 ⁽⁴⁾
4	7	NRST	I	-	NRST		
-	8	V_{SSA}	P	-	V_{SSA}		
5	9	V_{DDA}	P	-	V_{DDA}		
						WKUP	
						USART2_CTS	
6	10	PA0-WKUP	I/O/A	-	PA0	ADC_IN0	TIM2_CH1_ETR_2
						TIM2_CH1	
						TIM2_ETR	
						USART2_RTS	
7	11	PA1	I/O/A	-	PA1	ADC_IN1	TIM2_CH2_2
						TIM2_CH2	
						USART2_TX	
8	12	PA2	I/O/A		DA 2	ADC_IN2	TIM2 CH2 1
0	12	PAZ	I/O/A	-	PA2	TIM2_CH3	TIM2_CH3_1
						OPA2_OUT0	
						USART2_RX	
9	13	PA3	I/O/A		DA 2	ADC_IN3	TIMO CHA 1
9	13	PAS	I/O/A	-	PA3	TIM2_CH4	TIM2_CH4_1
						OPA1_OUT0	
						SPI1_NSS	
10	14	PA4	I/O/A		PA4	USART2_CK	
10	14	rA4	1/O/A	-	ГА Ч	ADC_IN4	
						OPA2_OUT1	
						SPI1_SCK	
11	15	PA5	I/O/A	-	PA5	ADC_IN5	USART4_TX_1
						OPA2_CH1N	
						SPI1_MISO	
12	16	PA6	I/O/A	_	PA6	ADC_IN6	TIM1_BKIN_1
12	10	FAU	I/O/A	-	IAU	TIM3_CH1	USART4_CK_1
						OPA1_CH1N	
						SPI1_MOSI	
13	17	PA7	I/O/A		PA7	ADC_IN7	TIM1_CH1N_1
13	1 /	ra/	1/O/A	-	rA/	TIM3_CH2	USART4_CTS_1
						OPA2_CH1P	
14	18	PB0	I/O/A	_	PB0	ADC_IN8	TIM1_CH2N_1
14	10	1 00	I/O/A	_	1 DU	TIM3_CH3	TIM3_CH3_2

	1				 		
						OPA1_CH1P	
						USART4_TX	
						ADC_IN9	
1.5	10	DD 1	1/0/4		DD 1	TIM3_CH4	TIM1_CH3N_1
15	19	PB1	I/O/A	-	PB1	OPA1_OUT1	TIM3_CH4_2
						USART4_RX	
-	20	PB2	I/O	FT	PB2/BOOT1	USART4 CK	
						I2C2_SCL	
_	21	PB10	I/O/A	FT	PB10	USART3_TX	TIM2_CH3_2
						OPA2_CH0N	TIM2_CH3_3
						I2C2_SDA	
_	22	PB11	I/O/A	FT	PB11	USART3_RX	TIM2_CH4_2
	22	1 1 1 1	10/11	11	1 1 1 1	OPA1 CH0N	TIM2_CH4_3
16	23	V_{SS_1}	P		V_{SS_1}	OTAT_CHON	
17	24		P				
1 /	∠+	$V_{DD_IO_1}$	1		V _{DD_IO_1}	QDIO NICC	
						SPI2_NSS	
-	25	PB12	I/O/A	FT	PB12	I2C2_SMBA	
						USART3_CK	
						TIM1_BKIN	
	•	22.4	7/0//		22.44	SPI2_SCK	
-	26	PB13	I/O/A	FT	PB13	USART3_CTS	
						TIM1_CH1N	
						SPI2_MISO	
_	27	PB14	I/O/A	FT	PB14	TIM1_CH2N	
	2,	1211	20711	1.1	1211	USART3_RTS	
						OPA2_CH0P	
						SPI2_MOSI	
-	28	PB15	I/O/A	FT	PB15	TIM1_CH3N	
						OPA1_CH0P	
						USART1_CK	IICADTI OV 1
18	29	PA8	I/O	FT	PA8	TIM1_CH1	USART1_CK_1
						MCO	TIM1_CH1_1
10	20	DAG	1/0	PE	DA C	USART1_TX	TIM 1 CH2 1
19	30	PA9	I/O	FT	PA9	TIM1_CH2	TIM1_CH2_1
2.0	2.1	D. 10	7.10	F	D. 10	USART1_RX	mp (1 cyre 1
20	31	PA10	I/O	FT	PA10	TIM1_CH3	TIM1_CH3_1
						USART1 CTS	
						USBDM	USART1 CTS 1
21	32	PA11	I/O/A	FT	PA11	CAN1_RX	TIM1_CH4_1
						TIM1 CH4	
						USART1 RTS	
						USBDP	USART1_RTS_1
22	33	PA12	I/O/A	FT	PA12	CAN1_TX	TIM1 ETR 1
						TIM1 ETR	I IIVII_BIK_I
						IIWII_EIK	

							1
23	34	PA13	I/O	FT	SWDIO		PA13
-	35	$ m V_{SS_2}$	P	-	V_{SS_2}		
-	36	V_{DD_2}	P	-	V_{DD_2}		
24	37	PA14	I/O	FT	SWCLK		PA14
							TIM2_CH1_ETR_1
25	38	DA 15	I/O	FT	PA15		TIM2_CH1_ETR_3
23	38	PA15	1/0	ГІ	PAIS		SPI1_NSS
							USART4_RTS_1
							TRACESWO
26	20	DD2	1/0	ЕТ	DD2	LICADTA CTC	TIM2_CH2_1
26	39	PB3	I/O	FT	PB3	USART4_CTS	TIM2_CH2_3
							SPI1_SCK
27	40	DD 4	1/0	ET	DD 4	LICADTA DTC	TIM3_CH1_2
27	40	PB4	I/O	FT	PB4	USART4_RTS	SPI1_MISO
							TIM3_CH2_2
28	41	PB5	I/O	-	PB5	I2C1_SMBA	SPI1_MOSI
							USART4_RX_1
						I2C1_SCL	
29	42	PB6	I/O	FT	PB6	TIM4_CH1	USART1_TX_1
						USBHD_DM	
						I2C1_SDA	
30	43	PB7	I/O	FT	PB7	TIM4_CH2	USART1_RX_1
						USBHD_DP	
	44	BOOT0	I	-	BOOT0		
31(6)	45	PB8	I/O/A	FT	DD0	TIMA CU2	I2C1_SCL
	43	РВб	1/O/A	ГІ	PB8	TIM4_CH3	CAN1_RX
	46	DD0	1/0/4	E	DDO	TIMA CHA	I2C1_SDA
-	40	PB9	I/O/A	FT	PB9	TIM4_CH4	CAN1_TX
32	47	V_{SS_3}	P	ı	V_{SS_3}		
1	48	$V_{DD_IO_3}$	P	-	$V_{DD_IO_3}$		

Table 3-3 CH32F208xx pin definitions

Note: The pin function in the table below refer to all functions and do not involve specific model(s). There are differences in peripheral resources between different models. Please confirm whether this function is available according to the particular model's resource table before viewing this table.

LQFP64M nid	No. 89NJD	Pin name	Pin type (1)	I/O structure	Main function (after reset)	Default alternate function	Remapping function
-	0	V_{SS}	P	-	$ m V_{SS}$		
1	1	V_{BAT}	P	-	$ m V_{BAT}$		
2	2	PC13- TAMPER-RTC ⁽²⁾	I/O	-	PC13 ⁽³⁾	TAMPER-RTC	

		T			T		
3	3	PC14- OSC32_IN ⁽²⁾	I/O/A	1	PC14 ⁽³⁾	OSC32_IN	
4	4	PC15- OSC32_OUT ⁽²⁾	I/O/A	-	PC15 ⁽³⁾	OSC32_OUT	
5	5	V_{SSA}	P	ı	V_{SSA}		
6	6	OSC_IN	I/A	-	OSC_IN		
7	7	OSC_OUT	O/A	-	OSC_OUT		
8	8	NRST	I	-	NRST		
9	9	PC0	I/O/A	-	PC0	ADC_IN10	
10	10	PC1	I/O/A	-	PC1	ADC_IN11	
11	11	PC2	I/O/A	-	PC2	ADC_IN12	
12	12	PC3	I/O/A	-	PC3	ADC_IN13	
13	13	V_{DDA}	P	-	V_{DDA}		
14	14	PA0-WKUP	I/O/A	-	PA0	WKUP/USART2_CTS ADC_IN0/TIM2_CH1 TIM2_ETR/TIM5_CH1	TIM2_CH1_ETR_2
15	15	PA1	I/O/A	-	PA1	USART2_RTS/ADC_IN1 TIM5_CH2/TIM2_CH2	TIM2_CH2_2
16	16	PA2	I/O/A	ı	PA2	USART2_TX/TIM5_CH3 ADC_IN2/TIM2_CH3 OPA2_OUT0	TIM2_CH3_1
-	17	$V_{{ m IO}_4}$	P	-	$V_{\rm IO_4}$		
-	18	PD4	I/O	FT	PD4		
17	19	PA3	I/O/A	ı	PA3	USART2_RX/TIM5_CH4 ADC_IN3/TIM2_CH4 OPA1_OUT0	TIM2_CH4_1
18	-	V_{SS_4}	P	-	V_{SS_4}		
19	-	$V_{DD_IO_4}$	P	-	$V_{DD_IO_4}$		
20	20	PA4	I/O/A	-	PA4	SPI1_NSS/USART2_CK ADC_IN4/OPA2_OUT1	
21	21	PA5	I/O/A	-	PA5	SPI1_SCK/ADC_IN5 OPA2_CH1N	USART1_CTS_2 USART1_CK_3
22	22	PA6	I/O/A	-	PA6	SPI1_MISO/ADC_IN6 TIM3_CH1/OPA1_CH1N	TIM1_BKIN_1 USART1_TX_3
23	23	PA7	I/O/A	-	PA7	SPI1_MOSI/ADC_IN7 TIM3_CH2/OPA2_CH1P	TIM1_CH1N_1 USART1_RX_3
24	24	PC4	I/O/A	-	PC4	ADC_IN14	USART1_CTS_3
25	25	PC5	I/O/A	-	PC5	ADC_IN15	USART1_RTS_3
26	26	PB0	I/O/A	-	PB0	ADC_IN8/TIM3_CH3 OPA1_CH1P	TIM1_CH2N_1 TIM3_CH3_2 UART4_TX_1
27	27	PB1	I/O/A	-	PB1	ADC_IN9 TIM3_CH4 OPA1_OUT1	TIM1_CH3N_1 TIM3_CH4_2 UART4_RX_1

28	28	PB2	I/O	FT	PB2/BOOT1		
						I2C2 SCL/USART3 TX	TIM2 CH3 2
29	29	PB10	I/O/A	FT	PB10	OPA2 CH0N	TIM2 CH3 3
						I2C2 SDA/USART3 RX	TIM2 CH4 2
30	30	PB11	I/O/A	FT	PB11	OPA1 CH0N	TIM2 CH4 3
31	-	V_{SS_1}	P		V_{SS_1}	_	
32	-	$V_{DD_IO_1}$	P		$V_{DD_IO_1}$		
-	31	V_{IO_1}	P		V_{IO_1}		
-	32	$ m V_{DD_1}$	P		$V_{DD_{_1}}$		
-	33	PD5	I/O	FT	PD5		
	34	PD6	I/O	FT	PD6		
22	2.5	DD10	T/0/1		DD 10	SPI2_NSS/I2C2_SMBA	
33	35	PB12	I/O/A	FT	PB12	USART3_CK/TIM1_BKIN	
2.4	26	DD 12	1/0/4	E	DD 12	SPI2_SCK/USART3_CTS	LIGADES CEG 1
34	36	PB13	I/O/A	FT	PB13	TIM1_CH1N	USART3_CTS_1
2.5	27	DD 1.4	I/O / A	EAD	DD 1.4	SPI2_MISO/TIM1_CH2N	LICADTO DEC 1
35	37	PB14	I/O/A	FT	PB14	USART3_RTS/OPA2_CH0P	USART3_RTS_1
26	20	DD 1.5	I/O/A	ET	DD 1.5	SPI2_MOSI/TIM1_CH3N	LICADEL TV 2
36	38	PB15	I/O/A	FT	PB15	OPA1_CH0P	USART1_TX_2
37	39	PC6	I/O	FT	PC6	ETH_RXP	TIM3_CH1_3
38	40	PC7	I/O	FT	PC7	ETH_RXN	TIM3_CH2_3
39	41	PC8	I/O	FT	PC8	ETH_TXP	TIM3_CH3_3
40	42	PC9	I/O	FT	PC9	ETH_TXN	TIM3_CH4_3
						LICADEL CV	USART1_CK_1
41	43	PA8	I/O	FT	PA8	USART1_CK	USART1_RX_2
						TIM1_CH1/MCO	TIM1_CH1_1
42	11	DAO	I/O	ET	DAO	USART1_TX	USART1_RTS_2
42	44	PA9	I/O	FT	PA9	TIM1_CH2	TIM1_CH2_1
43	45	DA 10	I/O	EТ	DA 10	USART1_RX	USART1_CK_2
43	43	PA10	I/O	FT	PA10	TIM1_CH3	TIM1_CH3_1
44	46	PA11	I/O/A	FT	PA11	USART1_CTS/USBDM	USART1_CTS_1
44	+υ	raii	I/O/A	1.1	FAII	CAN1_RX/TIM1_CH4	TIM1_CH4_1
45	47	PA12	I/O/A	FT	DA 12	USART1_RTS/USBDP	USART1_RTS_1
43	4/	ra12	I/O/A	Г1	PA12	CAN1_TX/TIM1_ETR	TIM1_ETR_1
46	48	PA13	I/O	FT	SWDIO		PA13
	49	V_{SS_2}	P	1	V_{SS_2}		
47	50	V _{INTA}	P	ı	V _{INTA}		
48	51	ANT	A	ı	ANT		
49	52	PA14	I/O	FT	SWCLK		PA14
							TIM2_CH1_ETR_1
50	53	PA15	I/O	FT	PA15		TIM2_CH1_ETR_3
							SPI1_NSS
51	54	PC10	I/O	FT	PC10	UART4_TX	USART3_TX_1
52	55	PC11	I/O	FT	PC11	UART4_RX	USART3_RX_1

53	56	PC12	I/O	FT	PC12		USART3 CK 1
							TIM3 ETR 2
54	57	PD2	I/O	FT	PD2	TIM3_ETR	TIM3 ETR 3
							TRACESWO
<i></i>	70	DD2	1/0	P.T.	DD2		TIM2_CH2_1
55	58	PB3	I/O	FT	PB3		TIM2_CH2_3
							SPI1_SCK
56	59	PB4	I/O	FT	PB4		TIM3_CH1_2
30	39	F D4	1/0	1.1	r D 4		SPI1_MISO
57	60	PB5	I/O	_	PB5	I2C1 SMBA	TIM3_CH2_2
31	00	1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1	1/0	-	1 13	IZCI_SWIDA	SPI1_MOSI
58	61	PB6	I/O	FT	PB6	I2C1_SCL/TIM4_CH1	USART1 TX 1
56	01	1 00	1/0	1 1	1 D0	USBHD_DM	USAKII_IX_I
59	62	PB7	I/O	FT	PB7	I2C1_SDA	USART1 RX 1
	02	1 1 1 1	1/0	1 1	1 1 1 1 1	TIM4_CH2/USBHD_DP	05/11(11_1(/\)_1
60	63	BOOT0	I	-	BOOT0		
61	64	PB8	I/O/A	FT	PB8	TIM4_CH3	I2C1_SCL/CAN1_RX
62	65	PB9	I/O/A	FT	PB9	TIM4_CH4	I2C1_SDA/CAN1_TX
-	66	PD3	I/O	FT	PD3		
63	-	$V_{\mathrm{SS_3}}$	P	1	V_{SS_3}		
64	-	$V_{DD_IO_3}$	P	1	$V_{DD_IO_3}$		
-	67	V_{IO_3}	P	1	V_{IO_3}		
-	68	V_{DD_3}	P	-	V_{DD_3}		

Note 1: Abbreviations in the table

I = TTL/CMOS Schmitt input;

O = CMOS tri-state output;

A = analog signal input or output;

P = power;

FT = 5V tolerance;

ANT = *RF* signal input and output (antenna);

Note 2: The PC13, PC14 and PC15 pins are powered by the power's switch, and this power's switch can only absorb a limited amount of current (3mA). Therefore, when these three pins are used as output pins, there are the following restrictions: only one pin can be used as an output at the same time. When used as an output pin, it can only work in 2MHz mode. The maximum drive load is 30pF and cannot be used as a current source (Such as driving LED).

Note 3: These pins are in the main function state when the backup area is powered on for the first time. Even after resetting, the state of these pins is controlled by the backup area registers (these registers will not be reset by the main reset system). For specific information on how to control these IO ports, please refer to the relevant chapters on the battery backup area and BKP register in the CH32xRM datasheet.

Note 4: Pin 5 and pin 6 of those in LQFP64M package are configured as OSC_IN and OSC_OUT function pins by default after chip reset. Software can reconfigure these two pins as PD0 and PD1. But for those in LQFP100 package, since PD0 and PD1 are inherent functional pins, there is no need to re-image the settings

by software. For more detailed information, please refer to the chapters on Alternate Function I/O and Debug Settings in the CH32xRM datasheet.

Note 5: For devices without the BOOT0 pinout, they are pulled down to GND internally. For devices without the BOOT1/PB2 pinout, they are pulled down to GND internally. In this case, it is recommended that the BOOT1/PB2 pinout is set to input pull-down mode if a device goes into the low-power mode and configures IO port state, to avoid generating extra current.

Note 6: For a device with BOOT0 and PB8 pinouts shorted, it is recommended to be connected to an external 500K pull-down resistor, to ensure that the device is powered on stably and enters the mode of booting from program flash memory. After that, only the drive output function of the PB8 pin and its alternate function pin is used.

3.3 Pin alternate functions

Note: The pin function in the table below refer to all functions and does not involve specific model(s). There are differences in peripheral resources between different models. Please confirm whether this function is available according to the particular model's resource table before viewing this table.

Table 3-4 CH32F203xB/xC_205_207xx pin alternate functions

Alternate Pin	ADC DAC	TIM1 8/9/10	TIM2 3/4/5	UART USART	USB	SYS	I2C	SPI I2S	ЕТН	FSMC SDIO	DVP	OPA	CAN
PA0	ADC_IN0	TIM8_ETR TIM8_ETR_1	TIM2_CH1_ETR TIM2_CH1_ETR_2 TIM5_CH1	USART2_CTS		WKUP			ETH_MII_CRS_WKUP ETH_RGMII_RXD2			0PA4_OUT0	
PA1	ADC_1N1		TIM2_CH2 TIM2_CH2_2 TIM5_CH2 TIM9_BKIN_1	USART2_RTS					ETH_MII_RX_CLK ETH_RMII_REF_CLK ETH_RGMII_RXD3			OPA3_OUT0	
PA2	ADC_IN2	TIM9_CH1 TIM9_ETR TIM9_CH1_ETR_1	TIM2_CH3 TIM2_CH3_1 TIM5_CH3	USART2_TX					ETH_MII_MDI0 ETH_RMII_MDI0 ETH_RGMII_GTXC			OPA2_OUT0	
PA3	ADC_IN3	TIM9_CH2 TIM9_CH2_1	TIM2_CH4 TIM2_CH4_1 TIM5_CH4	USART2_RX					ETH_MII_COL ETH_RGMII_TXEN			OPA1_OUT0	
PA4	ADC_IN4 DAC_OUT1	TIM9_CH3 TIM9_CH3_1		USART2_CK				SPI1_NSS SPI3_NSS I2S3_WS			DVP_HSYNC		
PA5	ADC_IN5 DAC_OUT2	TIM10_CH1N_1		USART1_CTS_2 USART1_CK_3				SPI1_SCK			DVP_VSYNC	OPA2_CH1N	
PA6	ADC_IN6	TIM1_BKIN_1 TIM8_BKIN TIM10_CH2N_1	TIM3_CH1	USART1_TX_3 UART7_TX_1				SPI1_MISO			DVP_PCLK	OPA1_CH1N	
PA7	ADC_IN7	TIM1_CH1N_1 TIM8_CH1N TIM10_CH3N_1	TIM3_CH2	USART1_RX_3 UART7_RX_1				SPI1_MOSI	ETH_MII_RX_DV ETH_RMII_CRS_DV ETH_RGMII_TXD0			OPA2_CH1P	
PA8		TIM1_CH1 TIM1_CH1_1		USART1_CK USART1_CK_1 USART1_RX_2		MCO							
PA9		TIM1_CH2 TIM1_CH2_1		USART1_TX USART1 RTS 2	OTG_FS_VBUS						DVP_D0		
PA10		TIM1_CH3 TIM1_CH3_1		USART1_RX USART1_CK_2	OTG_FS_ID						DVP_D1		
PA11		TIM1_CH4 TIM1_CH4_1		USART1_CTS USART1_CTS 1	OTG_FS_DM USBDM								CAN1_RX
PA12		TIM1_ETR TIM1_ETR_1 TIM10_CH1N		USART1_RTS USART1_RTS_1	OTG_FS_DP USBDP								CAN1_TX
PA13		TIM8_CHIN_1 TIM10_CH2N				SWDIO							
PA14		TIM8_CH2N_1 TIM10_CH3N		UART8_TX_1		SWCLK							
PA15		TIM8_CH3N_1	TIM2_CH1_ETR_1 TIM2_CH1_ETR_3	UART8_RX_1				SPI1_NSS SPI3_NSS I2S3_WS					
PB0	ADC_ IN8	TIM1_CH2N_1 TIM8_CH2N TIM9_CH1N_1	TIM3_CH3 TIM3_CH3_2	UART4_TX_1					ETH_ MII_RXD2 ETH_ RGMII_TXD3			OPA1_CH1P	

Alternate Pin	ADC DAC	TIM1 8/9/10	TIM2 3/4/5	UART USART	USB	SYS	I2C	SPI I2S	ЕТН	FSMC SDIO	DVP	OPA	CAN
PB1	ADC_IN9	TIM1_CH3N_1 TIM8_CH3N TIM9_CH2N_1	TIM3_CH4 TIM3_CH4_2	UART4_RX_1					ETH_MII_RXD3 ETH_RGMII_125IN			OPA4_CH0N	
PB2		TIM9_CH3N_1				BOOT1						OPA3_CH0N	
PB3		TIM10_CH1_1	TIM2_CH2_1 TIM2_CH2_3					SPI1_SCK SPI3_SCK I2S3_CK					
PB4		TIM10_CH2_1	TIM3_CH1_2	UART5_TX_1				SPI1_MISO SPI3 MISO					
PB5		TIM10_CH3_1	TIM3_CH2_2	UART5_RX_1			I2C1_SMBA	SPI1_MOSI SPI3_MOSI I2S3_SD	ETH_MII_PPS_OUT ETH_RMII_PPS_OUT				CAN2_RX
PB6		TIM8_CHI_1	TIM4_CH1	USART1_TX_1	USBHD_DM USBHS_DM		I2C1_SCL				DVP_D5		CAN2_TX
PB7		TIM8_CH2_1	TIM4_CH2	USART1_RX_1	USBHD_DP USBHS_DP		I2C1_SDA			FSMC_NADV			
PB8		TIM8_CH3_1 TIM10_CH1	TIM4_CH3	UART6_TX_1	-		I2C1_SCL		ETH_ MII_TXD3	SDIO_D4	DVP_D6		CAN1_RX
PB9		TIM8_BKIN_1 TIM10_CH2	TIM4_CH4	UART6_RX_1			I2C1_SDA			SDIO_D5	DVP_D7		CAN1_TX
PB10		TIM10_BKIN_1	TIM2_CH3_2 TIM2_CH3_3	USART3_TX			I2C2_SCL		ETH_ MII_RX_ER			OPA2_CH0N	
PB11		TIM10_ETR_1	TIM2_CH4_2 TIM2_CH4_3	USART3_RX			I2C2_SDA		ETH_MII_TX_EN ETH RMII TX EN			OPA1_CH0N	
PB12		TIM1_BKIN		USART3_CK			I2C2_SMBA	SPI2_NSS I2S2_WS	ETH_MII_TXD0 ETH_RMII_TXD0			OPA4_CH0P	CAN2_RX
PB13		TIM1_CH1N		USART3_CTS USART3 CTS 1				SPI2_SCK I2S2_CK	ETH_MII_TXD1 ETH_RMII_TXD1			OPA3_CH0P	CAN2_TX
PB14		TIM1_CH2N		USART3_RTS USART3_RTS 1				SPI2_MISO				OPA2_CH0P	
PB15		TIM1_CH3N		USART1_TX_2				SPI2_MOSI I2S2 SD				OPA1_CH0P	
PC0	ADC_IN10	TIM9_CH1N		UART6_TX					ETH_RGMII_RXC				
PC1	ADC_IN11	TIM9_CH2N		UART6_RX					ETH_MII_MDC ETH_RMII_MDC ETH_RGMII_RXCTL				
PC2	ADC_IN12	TIM9_CH3N		UART7_TX					ETH MII TXD2 ETH RGMII RXD0			OPA3_CH1N	
PC3	ADC_IN13	TIM10_CH3		UART7_RX					ETH_MII_TX_CLK ETH_RGMII_RXD1			OPA4_CH1N	
PC4	ADC_IN14	TIM9_CH4		USART1_CTS_3 UART8_TX					ETH MII RXD0 ETH RMII RXD0 ETH RGMII TXD1			OPA4_CH1P	
PC5	ADC_IN15	TIM9_BKIN		USART1_RTS_3 UART8_RX					ETH_MII_RXD1 ETH_RMII_RXD1 ETH_RGMII_TXD2			OPA3_CH1P	
PC6		TIM8_CH1	TIM3_CH1_3					I2S2_MCK	ETH_RXP	SDIO_D6			
PC7		TIM8_CH2	TIM3_CH2_3					I2S3_MCK	ETH_RXN	SDIO_D7			
PC8		TIM8_CH3	TIM3_CH3_3						ETH_TXP	SDIO_D0	DVP_D2		
PC9		TIM8_CH4	TIM3_CH4_3						ETH_TXN	SDIO_D1	DVP_D3		

Alternate Pin	ADC DAC	TIM1 8/9/10	TIM2 3/4/5	UART USART	USB	SYS	I2C	SPI I2S	ЕТН	FSMC SDIO	DVP	OPA	CAN
PC10		TIM10_ETR		USART3_TX_1 UART4 TX				SPI3_SCK I2S3_CK		SDIO_D2	DVP_D8		
PC11		TIM10_CH4		USART3_RX_1 UART4_RX				SPI3_MISO		SDIO_D3	DVP_D4		
PC12		TIM10_BKIN		USART3_CK_1 UART5_TX				SPI3_MOSI I2S3 SD		SDIO_CK	DVP_D9		
PC13		TIM8_CH4_1		_		TAMPER-RTC		_					
PC14		TIM9_CH4_1				OSC32_IN							
PC15		TIM10_CH4_1				OSC32_OUT							
PD0		TIM10_ETR_2				OSC_IN				FSMC_D2			CAN1_RX
PD1		TIM10_CH1_2				OSC_OUT				FSMC_D3			CAN1_TX
PD2			TIM3_ETR TIM3_ETR_2 TIM3_ETR_3	UART5_RX						SDIO_CMD	DVP_D11		
PD3		TIM10_CH2_2		USART2_CTS_1						FSMC_CLK			
PD4				USART2_RTS_1						FSMC_NOE			
PD5		TIM10_CH3_2		USART2_TX_1						FSMC_NWE			
PD6				USART2_RX_1						FSMC_NWAIT	DVP_D10		
PD7		TIM10_CH4_2		USART2_CK_1						FSMC_NE1 FSMC_NCE2			
PD8		TIM9_CH1N_2		USART3_TX_3					ETH_MII_RX_DV ETH_RMII_CRS_DV	FSMC_D13			
PD9		TIM9_CH1_ETR_2		USART3_RX_3					ETH_MII_RXD0 ETH_RMII_RXD0	FSMC_D14			
PD10		TIM9_CH2N_2		USART3_CK_3					ETH_MII_RXD1 ETH_RMII_RXD1	FSMC_D15			
PD11		TIM9_CH2_2		USART3_CTS_3					ETH_MII_RXD2	FSMC_A16			
PD12		TIM9_CH3N_2	TIM4_CH1_1	USART3_RTS_3					ETH_MII_RXD3	FSMC_A17			
PD13		TIM9_CH3_2	TIM4_CH2_1							FSMC_A18			
PD14		TIM9_BKIN_2	TIM4_CH3_1							FSMC_D0			
PD15		TIM9_CH4_2	TIM4_CH4_1							FSMC_D1			
PE0			TIM4_ETR TIM4_ETR_1	UART4_TX_2						FSMC_NBL0			
PE1				UART4_RX_2						FSMC_NBL1			
PE2		TIM10_BKIN_2								FSMC_A23			
PE3		TIM10_CH1N_2								FSMC_A19			
PE4		TIM10_CH2N_2								FSMC_A20			
PE5		TIM10_CH3N_2								FSMC_A21			
PE6										FSMC_A22			
PE7		TIM1_ETR_3								FSMC_D4		OPA3_OUT1	<u> </u>

Alternate Pin	ADC DAC	TIM1 8/9/10	TIM2 3/4/5	UART USART	USB	SYS	12C	SPI I2S	ЕТН	FSMC SDIO	DVP	OPA	CAN
PE8		TIM1_CH1N_3		UART5_TX_2						FSMC_D5		OPA4_OUT1	
PE9		TIM1_CH1_3		UART5_RX_2						FSMC_D6			
PE10		TIM1_CH2N_3		UART6_TX_2						FSMC_D7			
PE11		TIM1_CH2_3		UART6_RX_2						FSMC_D8			
PE12		TIM1_CH3N_3		UART7_TX_2						FSMC_D9			
PE13		TIM1_CH3_3		UART7_RX_2						FSMC_D10			
PE14		TIM1_CH4_3		UART8_TX_2						FSMC_D11		OPA2_OUT1	
PE15		TIM1_BKIN_3		UART8_RX_2						FSMC_D12		OPA1_OUT1	

Table 3-5 CH32F203 x6/x8 pin alternate functions

Alternate Pin	ADC	TIM1	TIM 2/3/4/5	UART USART	USB	SYS	12C	SPI	ЕТН	OPA	CAN
PA0	ADC_IN0		TIM2_CH1 TIM2_CH1_ETR_2 TIM2_ETR TIM5_CH1	USART2_CTS		WKUP					
PA1	ADC_IN1		TIM2_CH2 TIM2_CH2_2 TIM5_CH2	USART2_RTS							
PA2	ADC_IN2		TIM2_CH3 TIM2_CH3_1 TIM5_CH3	USART2_TX						OPA2_OUT0	
PA3	ADC_IN3		TIM2_CH4 TIM2_CH4_1 TIM5_CH4	USART2_RX						OPA1_OUT0	
PA4	ADC_IN4			USART2_CK				SPI1_NSS		OPA2_OUT1	
PA5	ADC_IN5			USART1_CTS_2 USART1_CK_3 USART4_TX_1				SPI1_SCK		OPA2_CH1N	
PA6	ADC_IN6	TIM1_BKIN_1	TIM3_CH1	USART1_TX_3 USART4_CK_1				SPI1_MISO		OPA1_CH1N	
PA7	ADC_IN7	TIM1_CH1N_1	TIM3_CH2	USART1_RX_3 USART4_CTS_1				SPI1_MOSI		OPA2_CH1P	
PA8		TIM1_CH1 TIM1_CH1_1		USART1_CK USART1_CK_1 USART1_RX_2		MCO					
PA9		TIM1_CH2 TIM1_CH2_1		USART1_TX USART1_RTS_2							
PA10		TIM1_CH3 TIM1_CH3_1		USART1_RX USART1_CK_2							
PA11		TIM1_CH4 TIM1_CH4_1		USART1_CTS USART1_CTS_1	USBDM						CAN1_RX
PA12		TIM1_ETR TIM1_ETR_1		USART1_RTS USART1_RTS_1	USBDP						CAN1_TX
PA13						SWDIO					

PA14						SWCLK					
PA15			TIM2_CH1_ETR_1	USART4 RTS 1		SWELK		SPI1 NSS			
PB0	ADC_IN8	TIM1_CH2N_1	TIM2_CH1_ETR_3 TIM3_CH3 TIM3_CH3_2	UART4_TX_1 USART4_TX				=		OPA1_CH1P	
PB1	ADC IN9	TIM1 CH3N 1	TIM3_CH4 TIM3_CH4_2	UART4_RX_1 USART4_RX						OPA1 OUT1	
PB2	= '	- ' -	11M3_CH4_2	USART4_RX USART4_CK		BOOT1				=	
PB3			TIM2_CH2_1 TIM2_CH2_3	USART4 CTS				SPI1 SCK			
PB4			TIM2_CH2_3 TIM3_CH1_2	USART4 RTS				SPI1_MISO			
PB5			TIM3_CH2_2	USART4_RX_1			I2C1_SMBA	SPI1_MOSI			
PB6			TIM4_CH1	USART1_TX_1	USBHD_DM		I2C1_SCL				
PB7			TIM4_CH2	USART1_RX_1	USBHD_DP		I2C1_SDA				
PB8			TIM4_CH3				I2C1_SCL				CAN1_RX
PB9			TIM4_CH4				I2C1_SDA				CAN1_TX
PB10			TIM2_CH3_2 TIM2_CH3_3	USART3_TX			I2C2_SCL			OPA2_CH0N	
PB11			TIM2_CH4_2 TIM2_CH4_3	USART3_RX			I2C2_SDA			OPA1_CH0N	
PB12			TIM1_BKIN	USART3_CK			I2C2_SMBA	SPI2_NSS			
PB13			TIM1_CHIN	USART3_CTS USART3_CTS_1				SPI2_SCK			
PB14			TIM1_CH2N	USART3_RTS USART3_RTS 1				SPI2_MISO		OPA2_CH0P	
PB15			TIM1_CH3N	USART1_TX_2				SPI2_MOSI		OPA1_CH0P	
PC0	ADC_IN10										
PC1	ADC_IN11										
PC2	ADC_IN12										
PC3	ADC_IN13										
PC4	ADC_IN14			USART1_CTS_3							
PC5	ADC_IN15			USART1_RTS_3							
PC6			TIM3_CH1_3						ETH_RXP		
PC7			TIM3_CH2_3						ETH_RXN		
PC8			TIM3_CH3_3						ETH_TXP		
PC9			TIM3_CH4_3						ETH_TXN		
PC10				UART4_TX USART3_TX_1							
PC11				UART4_RX USART3_RX_1							
PC12				USART3_CK_1							

PC13				TAMPER-RTC			
PC14				OSC32_IN			
PC15				OSC32_OUT			
PD0				OSC_IN			
PD1				OSC_OUT			
PD2		TIM3_ETR TIM3_ETR_2 TIM3_ETR_3					

Table 3-6 CH32F208xx pin alternate functions

Alternate Pin	ADC	TIM1	TIM2/3/4/5	UART/USART	USB	SYS	I2C	SPI	ЕТН	OPA	CAN
PA0	ADC_IN0		TIM2_CH1 TIM2_ETR TIM2_CHI_ETR_2 TIM5_CH1	USART2_CTS		WKUP					
PA1	ADC_IN1		TIM2_CH2 TIM2_CH2_2 TIM5_CH2	USART2_RTS							
PA2	ADC_IN2		TIM2_CH3 TIM2_CH3_1 TIM5_CH3	USART2_TX						OPA2_OUT0	
PA3	ADC_IN3		TIM2_CH4 TIM2_CH4_1 TIM5_CH4	USART2_RX						OPA1_OUT0	
PA4	ADC_IN4			USART2_CK				SPI1_NSS		OPA2_OUT1	
PA5	ADC_IN5			USART1_CTS_2 USART1_CK_3				SPI1_SCK		OPA2_CH1N	
PA6	ADC_IN6	TIM1_BKIN_1	TIM3_CH1	USART1_TX_3				SPI1_MISO		OPA1_CH1N	
PA7	ADC_IN7	TIM1_CH1N_1	TIM3_CH2	USART1_RX_3				SPI1_MOSI		OPA2_CH1P	
PA8		TIM1_CH1 TIM1_CH1_1		USART1_CK USART1_CK_1 USART1_RX_2		MCO					
PA9		TIM1_CH2 TIM1_CH2_1		USART1 TX USART1_RTS_2							
PA10		TIM1_CH3 TIM1_CH3_1		USART1_RX USART1_CK_2							
PA11		TIM1_CH4 TIM1_CH4_1		USART1_CTS USART1_CTS_1	USBDM						CAN1_RX
PA12		TIM1_ETR TIM1_ETR_1		USART1_RTS USART1_RTS_1	USBDP						CAN1_TX
PA13						SWDIO					
PA14						SWCLK					
PA15			TIM2_CH1_ETR_1 TIM2_CH1_ETR_3					SPI1_NSS			
PB0	ADC_IN8	TIM1_CH2N_1	TIM3_CH3 TIM3_CH3_2	UART4_TX_1						OPA1_CH1P	

Alternate Pin	ADC	TIM1	TIM2/3/4/5	UART/USART	USB	SYS	I2C	SPI	ЕТН	OPA	CAN
PB1	ADC_IN9	TIM1_CH3N_1	TIM3_CH4 TIM3_CH4_2	UART4_RX_1						OPA1_OUT1	
PB2						BOOT1					
PB3			TIM2_CH2_1 TIM2_CH2_3					SPI1_SCK			
PB4			TIM3_CH1_2					SPI1_MISO			
PB5			TIM3_CH2_2				I2C1_SMBA	SPI1_MOSI			
PB6			TIM4_CH1	USART1_TX_1	USBHD_DM		I2C1_SCL				
PB7			TIM4_CH2	USART1_RX_1	USBHD_DP		I2C1_SDA				
PB8			TIM4_CH3				I2C1_SCL				CAN1_RX
PB9			TIM4_CH4				I2C1_SDA				CAN1_TX
PB10			TIM2_CH3_2 TIM2_CH3_3	USART3_TX			I2C2_SCL			OPA2_CH0N	
PB11			TIM2_CH4_2 TIM2_CH4_3	USART3_RX			I2C2_SDA			OPA1_CH0N	
PB12		TIM1_BKIN		USART3_CK			I2C2_SMBA	SPI2_NSS			
PB13		TIM1_CH1N		USART3_CTS USART3_CTS_1				SPI2_SCK			
PB14		TIM1_CH2N		USART3_RTS USART3_RTS_1				SPI2_MISO		OPA2_CH0P	
PB15		TIM1_CH3N		USART1_TX_2				SPI2_MOSI		OPA1_CH0P	
PC0	ADC_IN10										
PC1	ADC_IN11										
PC2	ADC_IN12										
PC3	ADC_IN13										
PC4	ADC_IN14			USART1_CTS_3							
PC5	ADC_IN15			USART1_RTS_3							
PC6			TIM3_CH1_3						ETH_RXP		
PC7			TIM3_CH2_3						ETH_RXN		
PC8			TIM3_CH3_3						ETH_TXP		
PC9			TIM3_CH4_3						ETH_TXN		
PC10				UART4_TX USART3_TX_1							
PC11				UART4_RX USART3_RX_1							
PC12				USART3_CK_1							
PC13						TAMPER_RTC					
PC14						OSC32_IN					

Alternate Pin	ADC	TIM1	TIM2/3/4/5	UART/USART	USB	SYS	I2C	SPI	ЕТН	OPA	CAN
PC15						OSC33_OUT					
PD2			TIM3_ETR TIM3_ETR_2 TIM3_ETR_3								

Chapter 4 Electrical characteristics

4.1 Test conditions

Unless otherwise specified and marked, all voltages are referenced to V_{SS} .

All minimum and maximum values are guaranteed in the worst conditions of ambient temperature, supply voltage and clock frequency. Typical values are based on normal temperature (25° C) and $V_{DD} = 3.3V$ environment, which are given only as design guidelines.

The data based on comprehensive evaluation, design simulation or technology characteristics are not tested in production. On the basis of comprehensive evaluation, the minimum and maximum values refer to sample tests. Unless otherwise specified that is tested, the characteristic parameters are guaranteed by comprehensive evaluation or design.

Power supply scheme:

1.8-3.6V

V_{DD}

V_{DD}

V_{DD}

V_{DD}

V_{DD}

V_{DD}

V_{DD}

V_{DD}

V_{SSA}

V_{DD}

V_{SSA}

Figure 4-1 Power supply scheme

4.2 Absolute maximum ratings

Operating in critical ratings or exceeding the absolute maximum ratings may cause the chip to work abnormally or even be damaged.

Table 4-1 Absolute maximum ratings

Symbol	Description	Min.	Max.	Unit
T_{A}	Ambient temperature during operation	-40	85	°C
Ts	Ambient temperature during storage	-40	125	°C
V_{DD} - V_{SS}	External main supply voltage (including V _{DDA} and V _{DD})	-0.3	4.0	V
V_{IO} - V_{SS}	IO domain supply voltage	-0.3	4.0	V
V	Input voltage on the FT (5V tolerant) pin	V_{SS} -0.3	5.5	V
$ m V_{IN}$	Input voltage on other pins	V_{SS} -0.3	V _{DD} +0.3	
$ \triangle V_{DD_x} $	Variations between different main power supply pins		50	mV
$ \triangle V_{IO_x} $	Variations between different IO power supply pins		50	mV
$ \triangle V_{SS_x} $	Variations between different ground pins		50	mV
V	Electrostatic discharge voltage (human body model, non-contact)	4K		V
$V_{ESD(HBM)}$	USB pins (PA11, PA12)	3K		
I_{VDD}	Total current into V _{DD} /V _{DDA} power lines (source)		150	mA

I_{Vss}	Total current out of V _{SS} ground lines (sink)	150	
I_{IO}	Sink current on any I/O and control pin	25	
	Output current on any I/O and control pin	-25	
	Injected current on NRST pin	+/-5	
$I_{\text{INJ(PIN)}}$	Injected current on HSE's OSC_IN pin and LSE's OSC_IN pin	+/-5	
	Injected current on other pins	+/-5	
$\sum I_{INJ(PIN)}$	Total injected current on all IOs and control pins	+/-25	

4.3 Electrical characteristics

4.3.1 Operating conditions

Table 4-2 General operating conditions

Symbol	Parameter	Condition	Min.	Max.	Unit
F _{HCLK}	Internal AHB clock frequency			144	MHz
F _{PCLK1}	Internal APB1 clock frequency			144	MHz
F _{PCLK2}	Internal APB2 clock frequency			144	MHz
$ m V_{DD}$	Standard operating voltage		2.4	3.6	V
V DD	Standard operating voltage	Use USB or ETH	3.0 3.6		V
$ m V_{IO}$	Output voltage on most IO pins	V _{IO} cannot be more than	2.4	3.6	V
V IO		V_{DD}	2. 1	3.0	•
	Analog operating voltage (ADC is	V _{DDA} must be the same as			
$V_{ m DDA}$	not used)	V _{IO.} V _{REF+} cannot be more	2.4	3.6	V
V DDA	Analog operating voltage (ADC is	than V _{DDA} . V _{REF} is equal	2.7	3.0	v
	used)	to V _{SS.}			
$V_{\text{BAT}}^{(1)}$	Backup operating voltage	Cannot be more than V _{DD}	1.8	3.6	V
T_{A}	Ambient temperature		-40	85	°C
T_{J}	Junction temperature range		-40	85	°C

Note: 1. The connection line from the battery to V_{BAT} should be as short as possible.

Table 4-3 Power-on and power-down conditions

Symbol	Parameter	Condition	Min.	Max.	Unit
4	V _{DD} rise time rate		0	8	us/V
t _{VDD}	V _{DD} fall time rate		30	8	us/ v

Note: The connection line from the battery to VBAT should be as short as possible.

4.3.2 Embedded reset and power control block characteristics

Table 4-4 Reset and voltage monitor (For PDR, select high threshold gear)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
		PLS[2:0] = 000 (rising edge)		2.39		V
	Duo anominio della svolta an	PLS[2:0] = 000 (falling edge)		2.31		V
$V_{PVD}^{(1)}$	Programmable voltage detector level selection	PLS[2:0] = 001 (rising edge)		2.56		V
		PLS[2:0] = 001 (falling edge)		2.48		V
		PLS[2:0] = 010 (rising edge)		2.65		V

		PLS[2:0] = 010 (falling edge)		2.57		V
		PLS[2:0] = 011 (rising edge)		2.78		V
		PLS[2:0] = 011 (falling edge)		2.69		V
		PLS[2:0] = 100 (rising edge)		2.89		V
		PLS[2:0] = 100 (falling edge)		2.81		V
		PLS[2:0] = 101 (rising edge)		3.05		V
		PLS[2:0] = 101 (falling edge)		2.96		V
		PLS[2:0] = 110 (rising edge)		3.17		V
		PLS[2:0] = 110 (falling edge)		3.08		V
		PLS[2:0] = 111 (rising edge)		3.31		V
		PLS[2:0] = 111 (falling edge)		3.21		V
V _{PVDhyst}	PVD hysteresis			0.08		V
V	Power-on/power-down	Rising edge	1.9	2.2	2.4	V
V _{POR/PDR}	reset threshold	Falling edge	1.9	2.2	2.4	V
V _{PDRhyst}	PDR hysteresis			20		mV
4	Power on reset		24	28	30	C
t _{RSTTEMPO}	Other resets		8	10	30	mS

Note: 1. Normal temperature test value.

4.3.3 Embedded reference voltage


Table 4-5 Embedded reference voltage

Symbol	Parameter Condition		Min.	Тур.	Max.	Unit
V _{REFINT}	Internal reference voltage	$T_A = -40$ °C ~ 85 °C	1.17	1.2	1.23	V
$T_{S_vrefint}$	ADC sampling time when reading the internal reference voltage				17.1	us

4.3.4 Supply current characteristics

Current consumption is a comprehensive index of a variety of parameters and factors. These parameters and factors include operating voltage, ambient temperature, I/O pin load, product software configuration, operating frequency, I/O pin flip rate, and program in memory The location in and the executed code, etc. The current consumption measurement method is as follows:

Figure 4-2 Current consumption measurement



The microcontroller is in the following conditions:

Under normal temperature conditions and when VDD = 3.3V, all IO ports are configured with pull-up inputs, only one of HSE and HIS is enabled, HSE=8M (32M for the V208), HIS=8M (calibrated), $F_{PLCK1}=F_{HCLK}/2$, $F_{PLCK2}=F_{HCLK}$, PLL is enabled when FHCLK>8MHz. Enable or disable the power consumption of all peripheral clocks.

Table 4-6-1 Typical current consumption in Run mode, the data processing code runs from the internal Flash (F20x high-density/connectivity/interconnectivity devices)

				Ту		
Symbol	Parameter	Condition		All peripherals enabled	All peripherals disabled ⁽²⁾	Unit
${ m I_{DD}}^{(1)}$	Supply current in Run mode	Runs on the high-speed internal RC oscillator (HSI), using AHB prescaler to reduce the frequency	$F_{HCLK} = 144 MHz$ $F_{HCLK} = 72 MHz$ $F_{HCLK} = 48 MHz$ $F_{HCLK} = 36 MHz$ $F_{HCLK} = 24 MHz$ $F_{HCLK} = 16 MHz$ $F_{HCLK} = 8 MHz$ $F_{HCLK} = 4 MHz$ $F_{HCLK} = 500 kHz$ $F_{HCLK} = 144 MHz$ $F_{HCLK} = 72 MHz$ $F_{HCLK} = 36 MHz$ $F_{HCLK} = 36 MHz$ $F_{HCLK} = 36 MHz$ $F_{HCLK} = 24 MHz$ $F_{HCLK} = 16 MHz$	31.2 16.5 12.0 10.3 7.7 6.3 4.4 3.5 2.8 31.3 16.5 11.9 9.8 7.3 6.0 4.1 3.3 2.6	19.3 10.1 7.2 6.1 4.4 3.5 1.8 1.3 0.8 19.7 10.2 7.2 5.9 4.4 3.3 1.8 1.3 0.8	mA

Note: 1. The above are measured parameters of similar chips, and the actual values may deviate slightly.

Table 4-6-2 Typical current consumption in Run mode, the data processing code runs from the internal Flash (F203 low-and-medium-density devices)

				Ту	/p.	
Symbol Parameter		Condition		All peripherals	All peripherals	Unit
				enabled	disabled ⁽²⁾	
	Supply current	External clock	$F_{HCLK} = 144MHz$	14.76	10.57	
			$F_{HCLK} = 72MHz$	7.69	5.64	
$I_{DD}^{(1)}$			$F_{HCLK} = 48MHz$	5.34	4.0	122 A
IDD	in Run mode		$F_{HCLK} = 36MHz$	4.74	3.6	mA
			$F_{HCLK} = 24MHz$	3.16	2.42	
			$F_{HCLK} = 16MHz$	2.45	2.0	

^{2.} During the test, the clocks of USART1 and GPIOA are not disabled when all peripheral clocks are disabled.

	$F_{HCLK} = 8MHz$	1.33	1.2	
	$F_{HCLK} = 4MHz$	0.96	0.83	
	$F_{HCLK} = 500kHz$	0.63	0.6	
	$F_{HCLK} = 144MHz$	14.38	10.1	
Runs on the	$F_{HCLK} = 72MHz$	7.32	5.19	
igh-speed nternal RC	$F_{HCLK} = 48MHz$	5.0	3.57	
	$F_{HCLK} = 36MHz$	4.1	2.86	
oscillator (HSI), using	$F_{HCLK} = 24MHz$	2.67	2.0	
HSI), using h AHB prescaler	$F_{HCLK} = 16MHz$	2.0	1.5	
o reduce the	$F_{HCLK} = 8MHz$	1.0	0.8	
requency	$F_{HCLK} = 4MHz$	0.64	0.54	
requestey	$F_{HCLK} = 500kHz$	0.32	0.3	

Note: 1. The above are measured parameters of similar chips, and the actual values may deviate slightly.

Table 4-6-3 Typical current consumption in Run mode, the data processing code runs from the internal Flash (F208)

				Ту	γp.	
Symbol	Parameter	Con	Condition		All peripherals disabled ⁽²⁾	Unit
		External clock	$F_{HCLK} = 144 MHz$ $F_{HCLK} = 72 MHz$ $F_{HCLK} = 48 MHz$ $F_{HCLK} = 36 MHz$ $F_{HCLK} = 24 MHz$	21.37 10.9 7.6 6.5 4.6	16.8 8.7 6.2 5.3 3.6	
T (1)	Supply current in Run mode		$F_{HCLK} = 16MHz$ $F_{HCLK} = 8MHz$ $F_{HCLK} = 4MHz$ $F_{HCLK} = 500kHz$	3.1 2.0 1.4 1.0	2.6 1.7 1.3 0.95	
$ m I_{DD}^{(1)}$			$F_{HCLK} = 144 MHz$ $F_{HCLK} = 72 MHz$ $F_{HCLK} = 48 MHz$	20.8 10.7 7.4	16.3 8.5 6.0	mA
			$F_{HCLK} = 36 MHz$ $F_{HCLK} = 24 MHz$ $F_{HCLK} = 16 MHz$ $F_{HCLK} = 8 MHz$ $F_{HCLK} = 4 MHz$	6.0 4.6 3.0 1.67 1.1	5.1 3.4 2.5 1.4 1.0	
			$F_{HCLK} = 500 \text{kHz}$	0.63	0.62	

Note: 1. The above are measured parameters.

^{2.} During the test, the clocks of USART1 and GPIOA are not disabled when all peripheral clocks are disabled.

^{2.} During the test, the clocks of USART1 and GPIOA are not disabled when all peripheral clocks are disabled.

Table 4-6-4 BLE power consumption (V208x)

Symbol	Par	ameter	Condition	Min.	Тур.	Max.	Unit
		RX			15.2		
I (1)		-18dBm	Under normal temperature,		6.28		A
$I_{DD(BLE)}^{(1)}$	TX	0dBm	$V_{DD} = 3.3V$		12.8		mA
		+7dBm			35.1		

Note: 1. The above are measured parameters.

Table 4-7-1 Typical current consumption in Sleep mode, data processing code runs from internal Flash or SRAM (F20x high-density/connectivity/interconnectivity devices)

				Ту	p.	
Symbol	Parameter	Con	dition	All peripherals enabled	All peripherals disabled ⁽²⁾	Unit
I _{DD} ⁽¹⁾	Supply current in Sleep mode (In this case, peripheral power supply and clock are maintained)	External clock Runs on the high-speed internal RC	$F_{HCLK} = 144 MHz$ $F_{HCLK} = 72 MHz$ $F_{HCLK} = 48 MHz$ $F_{HCLK} = 36 MHz$ $F_{HCLK} = 24 MHz$ $F_{HCLK} = 16 MHz$ $F_{HCLK} = 8 MHz$ $F_{HCLK} = 4 MHz$ $F_{HCLK} = 4 MHz$ $F_{HCLK} = 500 kHz$ $F_{HCLK} = 144 MHz$ $F_{HCLK} = 72 MHz$ $F_{HCLK} = 48 MHz$ $F_{HCLK} = 36 MHz$	enabled 15.1 8.9 6.9 6.5 5.1 4.6 3.5 3.1 2.8 15.0 8.7 6.7 5.9	disabled ⁽²⁾ 4.1 2.4 1.9 2.1 1.4 1.39 0.94 0.87 0.82 4.1 2.4 1.85 1.74	mA
		oscillator (HSI), using - AHB prescaler - to reduce the - frequency	$F_{HCLK} = 24 MHz$ $F_{HCLK} = 16 MHz$ $F_{HCLK} = 8 MHz$ $F_{HCLK} = 4 MHz$ $F_{HCLK} = 500 kHz$	4.8 4.2 3.2 2.8 2.5	1.4 1.3 0.9 0.84 0.79	

Note: 1. The above are measured parameters.

Table 4-7-1 Typical current consumption in Sleep mode, data processing code runs from internal Flash or SRAM (F203 low-and-medium-density devices)

				Ту		
Symbol	Symbol Parameter Cond		dition	All peripherals enabled	All peripherals disabled ⁽²⁾	Unit
	Supply current	upply current		7.47	3.28	
1 (1)	in Sleep mode	External clock	$F_{HCLK} = 72MHz$	4.04	1.94	A
$I_{DD}^{(1)}$	(In this case,	External clock	$F_{HCLK} = 48MHz$	2.9	1.52	mA
	peripheral		$F_{HCLK} = 36MHz$	2.9	1.72	

^{2.} During the test, the clocks of USART1, GPIOA and power module were not disabled.

power supply		$F_{HCLK} = 24MHz$	1.93	1.1	
and clock are		$F_{HCLK} = 16MHz$	1.64	1.1	
maintained)		$F_{HCLK} = 8MHz$	0.93	0.7	
		$F_{HCLK} = 4MHz$	1.0	1.0	
		$F_{HCLK} = 500kHz$	0.86	0.86	
		$F_{HCLK} = 144MHz$	7.16	2.96	
	Runs on the	$F_{HCLK} = 72MHz$	3.72	1.62	
	high-speed	$F_{HCLK} = 48MHz$	2.6	1.2	
	internal RC	$F_{HCLK} = 36MHz$	2.2	1.1	
	oscillator (HSI), using	$F_{HCLK} = 24MHz$	1.48	0.78	
	AHB prescaler	$F_{HCLK} = 16MHz$	1.18	0.69	
	to reduce the	$F_{HCLK} = 8MHz$	0.61	0.5	
	frequency	$F_{HCLK} = 4MHz$	0.51	0.45	
	1 3	$F_{HCLK} = 500kHz$	0.33	0.33	

Note: 1. The above are measured parameters.

Table 4-7-3 Typical current consumption in Sleep mode, data processing code runs from internal Flash or SRAM (F208)

				Ту	γp.	
Symbol	Parameter	Con	dition	All peripherals	All peripherals	Unit
				enabled	disabled ⁽²⁾	
			$F_{HCLK} = 144MHz$	8.17	3.69	
			$F_{HCLK} = 72MHz$	4.75	2.16	
		External clock I pupply current in Sleep mode In this case,	$F_{HCLK} = 48MHz$	3.35	1.7	
			$F_{HCLK} = 36MHz$	3.29	1.9	
			$F_{HCLK} = 24MHz$	2.18	1.26	
	Supply current in Sleep mode		$F_{HCLK} = 16MHz$	1.63	1.11	
			$F_{HCLK} = 8MHz$	1.23	0.98	
			$F_{HCLK} = 4MHz$	1.1	0.94	
$I_{DD}^{(1)}$	peripheral		$F_{HCLK} = 500 kHz$	0.97	0.91	mA
1DD()	power supply		$F_{HCLK} = 144MHz$	7.65	3.44	IIIA
	and clock are	Runs on the	$F_{HCLK} = 72 MHz$	4.61	2.02	
	maintained)	high-speed	$F_{HCLK} = 48MHz$	3.22	1.55	
		internal RC oscillator	$F_{HCLK} = 36MHz$	2.7	1.44	
		(HSI), using	$F_{HCLK} = 24MHz$	1.9	1.1	
		AHB prescaler	$F_{HCLK} = 16MHz$	1.48	0.95	
	to reduce	to reduce the	$F_{HCLK} = 8MHz$	0.93	0.69	
		frequency	$F_{HCLK} = 4MHz$	0.75	0.63	
		-1	$F_{HCLK} = 500 \text{kHz}$	0.58	0.56	

Note: 1. The above are measured parameters.

^{2.} During the test, the clocks of USART1, GPIOA and power module were not disabled.

^{2.} During the test, the clocks of USART1, GPIOA and power module are not disabled.

Table 4-8-1 Typical current consumption in Stop and Standby mode (F20x high-density/connectivity/interconnectivity devices)

Symbol	Parameter	Condition	Тур.	Unit
		The voltage regulator is in Run mode, and the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog)	110.5	
${ m I}_{ m DD}$	Supply current in Stop mode	The voltage regulator is in low power mode, the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog, PVD off)	34	
200		Low-speed internal RC oscillator and independent watchdog are on	1.9	uA
	Supply current in Standby mode	The low-speed internal RC oscillator is on, and the independent watchdog is off	1.9	
		Low-speed internal RC oscillator and independent watchdog are off, low-speed external oscillator and RTC are off	1.18	
I _{DD_VBAT}	$\begin{array}{cccc} Backup & domain & supply \\ current & (Remove \ V_{DD} & and \\ V_{DDA}, only & powered \ by \ V_{BAT} \end{array}$	Low-speed external oscillator and RTC are on	1.9	

Note: The above are measured parameters.

Table 4-8-2 Typical current consumption in Stop and Standby mode (F20x low-and-medium-density devices)

Symbol	Parameter	Condition	Тур.	Unit
$ m I_{DD}$	Supply current in Stop mode	The voltage regulator is in Run mode, and the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog) The voltage regulator is in low power mode, the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog, PVD off)	60	uA
	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog are on	1.3	

		The low-speed internal RC oscillator is on, and the independent watchdog is off	1.3	
		Low-speed internal RC oscillator and independent watchdog are off, low-speed external oscillator and RTC are off	0.6	
I _{DD_} vbat	$\begin{array}{cccc} Backup & domain & supply \\ current & (Remove \ V_{DD} & and \\ V_{DDA}, only & powered \ by \ V_{BAT} \end{array}$	Low-speed external oscillator and RTC are on	1.3	

Note: The above are measured parameters.

Table 4-8-3 Typical current consumption in Stop and Standby mode (F208)

Symbol	Parameter	Condition	Тур.	Unit
	Supply support in Ston and	The voltage regulator is in Run mode, and the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog)	253.4	
$ m I_{DD}$	Supply current in Stop mode	The voltage regulator is in low power mode, the low-speed and high-speed internal RC oscillators and external oscillators are off (no independent watchdog, PVD off)	19.5	
-55	Supply current in Standby mode	Low-speed internal RC oscillator and independent watchdog are on	1.21	uA
		The low-speed internal RC oscillator is on, and the independent watchdog is off	1.18	
		Low-speed internal RC oscillator and independent watchdog are off, low-speed external oscillator and RTC are off	0.6	
I _{DD_VBAT}	$\begin{array}{cccc} Backup & domain & supply \\ current & (Remove \ V_{DD} \ \ and \\ V_{DDA}, only & powered \ by \ V_{BAT} \end{array}$	Low-speed external oscillator and RTC are on	0.23	

Note: The above are measured parameters.

4.3.5 External clock source characteristics

Table 4-9 From external high-speed clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Г	External alast francisco		3	8	25	MII
F _{HSE_ext}	External clock frequency	applied for F208		32		MHz
$V_{HSEH}^{(1)}$	OSC_IN input pin high level		$0.8 V_{\mathrm{IO}}$		V_{IO}	V

	voltage				
V _{HSEL} ⁽¹⁾	OSC_IN input pin low-level voltage	0		$0.2V_{\mathrm{IO}}$	V
C _{in(HSE)}	OSC_IN input capacitance		5		pF
DuCy _(HSE)	Duty cycle		50		%
$I_{\rm L}$	OSC_IN input leakage current			±1	uA

Note: 1. Failure to meet this condition may cause level recognition error.

Figure 4-3 External high-frequency clock source circuit




Table 4-10 From external low-speed clock

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F _{LSE_ext}	User external clock frequency			32.768	1000	kHz
V_{LSEH}	OSC32_IN input pin high level voltage		$0.8 \mathrm{V}_\mathrm{DD}$		$V_{ m DD}$	V
V_{LSEL}	OSC32_IN input pin low voltage		0		$0.2V_{DD}$	V
C _{in(LSE)}	OSC32_IN input capacitance			5		pF
DuCy _(LSE)	Duty cycle			50		%
$I_{\rm L}$	OSC32_IN input leakage current				±1	uA

Figure 4-4 External low-frequency clock source circuit




Table 4-11 High-speed external clock generated from a crystal/ceramic resonator

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
Б	D		3	8	25	MII-
F _{OSC_IN}	Resonator frequency	applied for F208		32(2)		MHz
R_{F}	Feedback resistance			250		kΩ
	Recommended load capacitance					
С	and corresponding crystal series	$R_S = 60\Omega^{(1)}$		20		pF
	impedance RS					
I_2	HSE drive current	$V_{DD} = 3.3V$, 20p load		0.53		mA
$g_{\rm m}$	Oscillator trans-conductance	Startup		17.5		mA/V
$t_{\rm SU(HSE)}$	Startup time	V _{DD} is stable, 8M crystal		2.5		ms

Note 1: It is recommended that the ESR of 25M crystal should not exceed 60 Ω , and it can be relaxed if it is lower than 25M.

2. No external load capacitor is required.

Circuit reference design and requirements:

The load capacitance of the crystal is subject to the recommendation of the crystal manufacturer, $C_{L1}=C_{L2}$, generally $10\sim20$ pF is recommended.

The CH32F208xx is connected with an external 32M crystal, and it has built-in load capacitor, so the external circuit is not necessary.

Figure 4-5 Typical circuit of external 8M crystal





Table 4-12 Low-speed external clock generated by generated from a crystal/ceramic resonator (f(LSE)=32.768kHz)

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
R_{F}	Feedback resistance			5		ΜΩ
С	Recommended load capacitance and corresponding crystal serial impedance R _s				15	pF
i_2	LSE drive current	VDD = 3.3V		0.35		uA
g _m	Oscillator transconductance	Startup		25.3		uA/V
$t_{\rm SU(LSE)}$	Startup time	VDD is stable		800		mS

Circuit reference design and requirements:

The load capacitance of the crystal is subject to the recommendation of the crystal manufacturer, $C_{L1}=C_{L2}$, generally $10\sim20$ pF is recommended.

Figure 4-6 Typical circuit of external 32.768K crystal



Note: The load capacitance C_L is calculated by the following formula: $C_L = C_{L1} \times C_{L2} / (C_{L1} + C_{L2}) + C_{stray}$. C_{stray} is the capacitance of the pin and the PCB board or PCB-related capacitance. Its typical value is between 2pF and 7pF.

4.3.6 Internal clock source characteristics

Table 4-13 Internal high-speed (HSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F _{HSI}	Frequency			8		MHz
DuCy _{HSI}	Duty cycle		45	50	55	%

ACC _{HSI}	A course of HCL agaillator	$TA = 0$ °C \sim 70°C	-1.0		1.6	%
	Accuracy of HSI oscillator	$TA = -40^{\circ}C \sim 85^{\circ}C$	-2.2		2.2	%
t _{SU(HSI)}	HSI oscillator startup time			10		us
I _{DD(HSI)}	HSI oscillator power consumption		120	180	270	uA

Table 4-14 Internal low-speed (LSI) RC oscillator characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
E	Engage		25	39	60	1.11-
F _{LSI}	Frequency	applied for F208	25	32	45	kHz
DuCy _{LSI}	Duty cycle		45	50	55	%
ACC _{LSI}	Accuracy of LSI oscillator (after calibration)	applied for F208, constant temperature (\pm 1°C), it is recommended to calibrate once every 10s		±500		ppm
$t_{SU(LSI)}$	LSI oscillator startup time			100		us
I _{DD(LSI)}	LSI oscillator power consumption			0.6		uA

4.3.7 PLL characteristics

Table 4-15 PLL characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
	PLL input clock		3	8	25	MHa
F_{PLL_IN}		applied for F208	4	8	25	MHz
	PLL input clock duty cycle		40		60	%
Б	PLL multiplier output clock		18		144 ⁽¹⁾	MHz
F _{PLL_OUT}		applied for F208	40		240(1)	
t_{LOCK}	PLL lock time				200	us

Note 1: The frequency multiplier must be selected to meet the PLL output frequency range.

Table 4-16 PLL2 and PLL3 characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F_{PLL_IN}	PLL input clock		3		25	MHz
	PLL input clock duty cycle1		40		60	%
F _{PLL_OUT}	PLL multiplier output clock		30		75(1)	MHz
F _{VCO}	VCO output clock		60		150	MHz
t _{LOCK1}	PLL lock time				200	us

Note 1: The frequency multiplier must be selected to meet the PLL output frequency range.

4.3.8 Wakeup time from low power mode

Table 4-17-1 Wakeup time from low power mode⁽¹⁾ (F20x)

l	Symbol	Parameter			er		Condition	Тур.	Unit
I	t_{wusleep}	Wakeup from Sleep mode			e		Wake up using HSI RC clock	2.4	us
	t_{wustop}	Wakeup from Stop mode (voltage		Wake on HSI RC clock	23.1	us			

	regulator is in Run mode)			
	Wakeup from Stop mode (voltage	Voltage regulator wake-up time from		
	Wakeup from Stop mode (voltage regulator is in low power mode)	low power mode + HSI RC clock	76.7	us
	regulator is in low power mode)	wake up		
		LDO stabilization time + HSI RC		
twustdby	Wakeup from Standby mode	clock wake up + code load time(2)	8.9	ms
		(take 256K as example)		

Note: 1. The above parameters are measured parameters.

2. The code load time is calculated based on the current zero wait area capacity configured by the chip and the size of the loading configuration clock.

Table 4-17-2 Wakeup time from low power mode⁽¹⁾ (F208)

Symbol	Parameter	Condition	Тур.	Unit
$t_{ m wusleep}$	Wakeup from Sleep mode	Wake up using HSI RC clock	2.6	us
	Wakeup from Stop mode (voltage regulator is in Run mode)	Wake on HSI RC clock	23.1	us
$t_{ m wustop}$	Wakeup from Stop mode (voltage regulator is in low power mode)	llow nower mode + HSL RC clock		us
twustdby	Wakeup from Standby mode	LDO stabilization time + HSI RC clock wake up + code load time ⁽²⁾ (take 128K as example)	5.0	ms

Note: 1. The above parameters are measured parameters.

2. The code load time is calculated based on the current zero wait area capacity configured by the chip and the size of the loading configuration clock.

4.3.9 Memory characteristics

Table 4-18 Flash memory characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
F_{prog}	Programming frequency ⁽¹⁾	$T_A = -40$ °C \sim 85°C			72	MHz
t _{prog_page}	Page (256 bytes) programming time	$T_A = -40$ °C \sim 85°C		2		ms
$t_{\rm erase_page}$	Page (256 bytes) erase time	$T_A = -40$ °C \sim 85°C		16		ms
t _{erase_sec}	Sector (4K bytes) erase time	$T_A = -40^{\circ}\text{C} \sim 85^{\circ}\text{C}$		16		ms
V _{prog}	Programming voltage		2.4		3.6	V

Note: 1. For the programming frequency of flash, read operation, program operation and erase operation are included. The clock is from HCLK.

Table 4-19 Flash memory endurance and data retention

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
N_{END}	Endurance	$T_A = 25$ °C	10K	80K ⁽¹⁾		times
$t_{ m RET}$	Data retention		20			year

Note: The endurance parameter is actual measured, which is not guaranteed.

4.3.10 I/O port characteristics

Table 4-20 General purpose I/O static characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
17	Standard I/O pin, input high level voltage		0.41*(V _{DD} - 1.8)+1.3		V _{DD} +0.3	V
$ m V_{IH}$	FT IO pin, input high level voltage		0.42*(V _{DD} - 1.8)+1		5.5	V
V _{IL}	Standard I/O pin, input low-level voltage		-0.3		0.28*(V _{DD} - 1.8)+0.6	V
V IL	FT IO pin, input low-level voltage		-0.3		0.32*(V _{DD} - 1.8)+0.55	V
W.	Standard I/O pin Schmitt trigger voltage hysteresis		150			mV
$V_{ m hys}$	FT IO pin Schmitt trigger voltage hysteresis		90			III V
$ m I_{lkg}$	Input leakage current	Standard IO port			1	uA
		FT IO port			3	
R_{PU}	Weak pull-up equivalent resistance		30	40	55	kΩ
R_{PD}	Weak pull-down equivalent resistance		30	40	55	kΩ
C_{IO}	I/O pin capacitance			5		pF

Output drive current characteristics

GPIO (General Purpose Input/output Port) can sink or output up to ± 8 mA current, and sink or output ± 20 mA current (not strictly to $V_{\text{OL}}/V_{\text{OH}}$). In user applications, the total driving current of all IO pins cannot exceed the absolute maximum ratings given in Section 4.2:

Table 4-21 Output voltage characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
V_{OL}	Output low level when 8 pins are sunk	TTL port, $I_{IO} = +8mA$		0.4	V
V_{OH}	Output high level when 8 pins are sourced	$2.7V < V_{DD} < 3.6V$	V _{DD} -0.4		V
V_{OL}	Output low level when 8 pins are sunk	CMOS port, I _{IO} = +8mA		0.4	V
V _{OH}	Output high level when 8 pins are sourced	$2.7V < V_{DD} < 3.6V$	2.3		V
V _{OL}	Output low level when 8 pins are sunk	$I_{IO} = +20 \text{mA}$		1.3	V
V _{OH}	Output high level when 8 pins are sourced	$2.7V < V_{DD} < 3.6V$	V _{DD} -1.3		V
V _{OL}	Output low level when 8 pins are sunk	$I_{IO} = +6mA$		0.4	V
V _{OH}	Output high level when 8 pins are sourced	2.4V < V _{DD} < 2.7V	V _{DD} -1.3		V

Note: In the above conditions, if multiple IO pins are driven at the same time, the total current cannot exceed the absolute maximum ratings given in Table 4.2. In addition, when multiple IO pins are driven at the same time, the current on the power/ground point is very large, which will cause the voltage drop to make the internal IO voltage not reach the power supply voltage in the table, resulting in the drive current being less than the nominal value.

Table 4-22 Input/output AC characteristics

MODEx[1:0] configuration	Symbol	Parameter	Condition	Min.	Max.	Unit
10	F _{max(IO)out}	Maximum frequency	CL=50pF,V _{DD} =2.7-3.6V		2	MHz
10 (2MHz)	$t_{f(IO)out}$	Output high to low fall time	CI -50-EV -2.7.2.(V		125	ns
(ZIVIHZ)	t _{r(IO)out}	Output low to high rise time	$CL=50pF, V_{DD}=2.7-3.6V$		125	ns
0.1	F _{max(IO)out}	Maximum frequency	CL=50pF,V _{DD} =2.7-3.6V		10	MHz
01 (10MHz)	$t_{f(IO)out}$	Output high to low fall time	CI -50 EV -2.7.2.6V		25	ns
(IUMITZ)	$t_{r(IO)out}$	Output low to high rise time	$CL=50pF, V_{DD}=2.7-3.6V$		25	ns
	F _{max(IO)out} Maximum frequency	Maximum fraquency	CL=30pF,V _{DD} =2.7-3.6V		50	MHz
		Maximum frequency	CL=50pF,V _{DD} =2.7-3.6V		30	MHz
11	4	Output high to love fall time	CL=30pF,V _{DD} =2.7-3.6V		20	ns
(50MHz)	$t_{f(IO)out}$	Output high to low fall time	CL=50pF,V _{DD} =2.7-3.6V		5	ns
	4	Outrat land to birth size time	CL=30pF,V _{DD} =2.7-3.6V		8	ns
	$t_{r(IO)out}$ Output low to high rise time		CL=50pF,V _{DD} =2.7-3.6V		12	ns
	t_{EXTIpw}	The EXTI controller detects the pulse width of the		10		ns
		external signal				

4.3.11 NRST pin characteristics


Table 4-24 External reset pin characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V _{IL(NRST)}	NRST input low-level voltage		-0.3		0.28*(V _{DD} -1.8)+0.6	V
V _{IH(NRST)}	NRST input high level voltage		0.41*(V _{DD} -1.8)+1.3		V _{DD} +0.3	V
V _{hys(NRST)}	NRST Schmitt trigger voltage hysteresis		150			mV
R _{PU} ⁽¹⁾	Weak pull-up equivalent resistance		30	40	55	kΩ
V _{F(NRST)}	NRST input filtered pulse width				100	ns
V _{NF(NRST)}	NRST input not filtered pulse width		300			ns

Note: 1. The pull-up resistor is a real resistor in series with a switchable PMOS implementation. The resistance of this PMOS/NMOS switch is very small (approximately 10%).

Circuit reference design and requirements:

Figure 4-7 Typical circuit of external reset pin



4.3.12 TIM timer characteristics

Table 4-24 TIMx characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
4	Timer reference clock		1		$t_{TIMxCLK}$
$t_{\rm res(TIM)}$	Timer reference clock	$f_{TIMxCLK} = 72MHz$	13.9		ns
Е	Timer external clock frequency on		0	f _{TIMxCLK} /2	MHz
F_{EXT}	CH1 to CH4	$f_{TIMxCLK} = 72MHz$	0	36	MHz
ResTIM	Timer resolution			16	位
4	16-bit counter clock cycle when the		1	65536	$t_{TIMxCLK}$
t _{COUNTER}	internal clock is selected	$f_{TIMxCLK} = 72MHz$	0.0139	910	us
4	Maximum passible count			65535	$t_{TIMxCLK}$
t _{MAX_COUNT}	Maximum possible count	$f_{TIMxCLK} = 72MHz$		59.6	S

4.3.13 I2C interface characteristics

Figure 4-8 I²C bus timing diagram




Table 4-25 I²C interface characteristics

Symbol	Dawanatan	Standa	Standard I2C		Fast I2C	
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit
$t_{w(SCKL)}$	SCL clock low time	4.7		1.2		us
$t_{w(SCKH)}$	SCL clock high time	4.0		0.6		us
$t_{SU(SDA)}$	SDA data setup time	250		100		ns
$t_{h(\mathrm{SDA})}$	SDA data hold time	0		0	900	ns
$t_{r(SDA)}/t_{r(SCL)}$	SDA and SCL rise time		1000	20		ns
$t_{f(SDA)}/t_{f(SCL)}$	SDA and SCL fall time		300			ns
$t_{h(STA)}$	Start condition hold time	4.0		0.6		us
t _{SU(STA)}	Repeated start condition setup time	4.7		0.6		us

$t_{SU(STO)}$	Stop condition setup time	4.0		0.6		us
tw(STO:STA)	Time from stop condition to start condition (bus free)	4.7		1.2		us
C _b	Capacitive load for each bus		400		400	pF

4.3.14 SPI interface characteristics

Figure 4-9 SPI timing diagram in Master mode





Figure 4-10 SPI timing diagram in Slave mode (CPHA=0)



NSS 输入 $t_{\text{h(NSS)}}$ $|_{-\overset{t}{+}^{r(SCK)}}$ t_{f(SCK)} SCK 输入 $t_{su(NSS)}$ CPHA=1 CPOL=0 CPHA=1. CPOL=1 t_{v(so)}t_{dis(SO)} $t_{h(SO)}$ t_{a(SO)}+ MISO 输出 输出最高位 输出6-1位 输出最低位 -t_{h(SI)} t_{su(SI)} 输入最低位 MOSI 输入 输入最高位 输入6-1位

Figure 4-11 SPI timing diagram in Slave mode (CPHA=1)

Table 4-26 SPI interface characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
£ /4	CDI aloak from an ar	Master mode		36	MHz
f_{SCK}/t_{SCK}	SPI clock frequency	Slave mode		36	MHz
$t_{r(SCK)}/t_{f(SCK)}$	SPI clock rise and fall time	Load capacitance: C = 30pF		20	ns
t _{SU(NSS)}	NSS setup time	Slave mode	2t _{PCLK}		ns
$t_{h(NSS)}$	NSS hold time	Slave mode	$2t_{PCLK}$		ns
+ /+	SCV high and law time	Master mode, $f_{PCLK} = 36MHz$,	mode, $f_{PCLK} = 36MHz$,		
$t_{w(SCKH)}/t_{w(SCKL)}$	SCK high and low time	Prescaler factor = 4	40	60	ns
t _{SU(MI)}	Data innut actum time	Master mode	5		ns
$t_{ m SU(SI)}$	Data input setup time	Slave mode	5		ns
$t_{h(MI)}$	Data innut hald time	Master mode	5		ns
$t_{h(SI)}$	Data input hold time	Slave mode	4		ns
$t_{a(SO)}$	Data output access time	Slave mode, $f_{PCLK} = 20MHz$	0	1t _{PCLK}	ns
$t_{\rm dis(SO)}$	Data output disable time	Slave mode	0	10	ns
$t_{V(SO)}$	Data autout valid time	Slave mode (After enable edge)		25	ns
t _{V(MO)}	Data output valid time	Master mode (After enable edge)		5	ns
t _{h(SO)}	Data autout hald time	Slave mode (After enable edge)	15		ns
t _{h(MO)}	Data output hold time	Master mode (After enable edge)	0		ns

4.3.15 I2S interface characteristics

Figure 4-12 I²S master timing diagram (Philips protocol)




Figure 4-13 I²S slave timing diagram (Philips protocol)




Table 4-27 I²S interface characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
£ /4	I2C -11-C	Master mode		8	MHz
f_{CK}/t_{CK}	I ² S clock frequency	Slave mode		8	MHz
$t_{r(CK)}/t_{f(CK)}$	I ² S clock rise and fall time	Load capacitance: C = 30pF		20	ns
t _{V(WS)}	WS valid time	Master mode		5	ns
$t_{ m SU(WS)}$	WS setup time	Slave mode	10		ns
_	WS hold time	Master mode	0		ns
$t_{h(WS)}$	ws note time	Slave mode	0		ns
+ /+	CCV high and last time	Master mode, $f_{PCLK} = 36MHz$,	40	60	
$t_{w(CKH)}/t_{w(CKL)}$	SCK high and low time	Prescaler factor =4	40	60	ns
t _{SU(SD_MR)}	Data input setup time	Master mode	8		ns

$t_{SU(SD_SR)}$		Slave mode	8		ns
$t_{h(SD_MR)}$	Data imput hald time	Master mode	5		ns
$t_{h(\mathrm{SD_SR})}$	Data input hold time	Slave mode	4		ns
$t_{h(SD_MT)}$	D-4	Master mode (After enable edge)		5	ns
$t_{h(SD_ST)}$	Data output hold time	Slave mode (After enable edge)		5	ns
$t_{V(SD_MT)}$	Data autout valid tima	Master mode (After enable edge)		5	ns
$t_{v(\mathrm{SD_ST})}$	Data output valid time	Slave mode (After enable edge)		4	ns

4.3.16 USB interface characteristics

Table 4-28 USB characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
V_{DD}	USB operating voltage		3.0	3.6	V
$ m V_{SE}$	Single-ended receiver threshold	$V_{DD} = 3.3V$	1.2	1.9	V
V_{OL}	Static output low level			0.3	V
V_{OH}	Static output high level		2.8	3.6	V
$V_{ ext{HSSQ}}$	High-speed suppression information detection threshold		100	150	mV
V _{HSDSC}	High-speed disconnection detection threshold		500	625	mV
$V_{ m HSOI}$	High-speed idle level		-10	10	mV
V _{HSOH}	High-speed data high level		360	440	mV
V _{HSOL}	High-speed data low level		-10	10	mV

4.3.17 SD/MMC interface characteristics

Figure 4-14 SD high-speed timing diagram




Figure 4-15 SD default timing diagram




Table 4-29 SD/MMC interface characteristics

Symbol	Parameter	Condition	Min.	Max.	Unit
f_{CK}/t_{CK}	Clock frequency in data transfer mode	CL≤30pF		48	MHz
tw(CKL)	Clock low time	CL≤30pF	6		
tw(CKH)	Clock high time	CL≤30pF	6		***
$t_{r(CK)}$	Rise Time	CL≤30pF		4	ns
$t_{f(CK)}$	Fall time	CL≤30pF		4	
CMD/DAT inp	out (refer to CK)				
$t_{ m ISU}$	Input setup time	CL≤30pF	7		***
t_{IH}	Input hold time	CL≤30pF	2		ns
CMD/DAT T	output in MMC and SD high-spee	ed mode (refer to CK)			
$t_{ m OV}$	Output valid time	CL≤30pF		5	***
$t_{ m OH}$	Output hold time	CL≤30pF	20		ns
CMD/DAT output in SD default mode (refer to CK)					
t _{OVD}	Output valid default time	CL≤30pF		8	40.0
t _{OHD}	Output hold default time	CL≤30pF	20		ns

4.3.18 FSMC characteristics

Figure 4-16 Asynchronous multiplexed PSRAM/NOR read waveform




Table 4-30 Asynchronous multiplexed PSRAM/NOR read timings

Symbol	Parameter	Min.	Max.	Unit
tw(NE)	FSMC_NE low time	$7t_{HCLK}$		
$t_{V(NOE_NE)}$	FSMC_NE low to FSMC_NOE low	0		
$t_{W(NOE)}$	FSMC_NOE low time	$7t_{HCLK}$		
t _{h(NE_NOE)}	FSMC_NOE high to FSMC_NE high hold time	0		
$t_{V(A_NE)}$	FSMC_NE low to FSMC_A valid	0	5	
tv(NADV_NE)	FSMC_NE low to FSMC_NADV low	0	5	
tw(NADV)	FSMC_NADV low time	t_{HCLK}		
$t_{h(AD_NADV)}$	FSMC_AD (address) valid hold time after FSMC_NADV high	2t _{HCLK}		ns
t _{h(A_NOE)}	Address hold time after FSMC_NOE high	0		
$t_{h(BL_NOE)}$	FSMC_BL hold time after FSMC_NOE high	0		
$t_{V(BL_NE)}$	FSMC_NE low to FSMC_BL valid	0	5	
t _{SU(DATA_NE)}	Data to FSMC_NE high setup time	3t _{HCLK}		
t _{SU(DATA_NOE)}	Data to FSMC_NOE high setup time	3t _{HCLK}		
t _{h(DATA_NE)}	Data hold time after FSMC_NE high	0		
t _{h(DATA_NOE)}	Data hold time after FSMC_NOE high	0		




Figure 4-17 Asynchronous multiplexed PARAM/NOR write waveform

Table 4-31 Asynchronous multiplexed PARAM/NOR write timings

Symbol	Parameter	Min.	Max.	Unit
t _{W(NE)}	FSMC_NE low time	$5t_{HCLK}$		
$t_{V(NEW_NE)}$	FSMC_NE low to FSMC_NWE low	$3t_{HCLK}$		
$t_{W(NWE)}$	FSMC_NWE low time	$2t_{HCLK}$		
$t_{h(NE_NWE)}$	FSMC_NWE high to FSMC_NE high hold time	t_{HCLK}		
$t_{V(A_NE)}$	FSMC_NE low to FSMC_A valid	0	5	
$t_{V(NADV_NE)}$	FSMC_NE low to FSMC_NADV low	0	5	
$t_{W(NADV)}$	FSMC_NADV low time	t_{HCLK}		ns
$t_{h(AD_NADV)}$	FSMC_AD (address) valid hold time after FSMC_NADV high	$2t_{HCLK}$		
$t_{h(A_NWE)}$	Address hold time after FSMC_NWE high	t_{HCLK}		
$t_{V(BL_NE)}$	FSMC_NE low to FSMC_BL valid	0	5	
$t_{h(\mathrm{BL_NWE})}$	FSMC_BL hold time after FSMC_NWE high	t_{HCLK}		
$t_{V(DATA_NADV)}$	FSMC_NADV high to data hold time	$2t_{HCLK}$		
t _{h(DATA_NWE)}	Data hold time after FSMC_NWE high	t_{HCLK}		

Figure 4-18 Synchronous multiplexed NOR/PARAM read waveform




Table 4-32 Synchronous multiplexed NOR/PSRAM read timings

Symbol	Parameter	Min.	Max.	Unit
t _{W(CLK)}	FSMC_CLK period	$2t_{HCLK}$		
t _{d(CLKL_NEL)}	FSMC_CLK low to FSMC_NE low	0	5	
t _{d(CLKH_NEH)}	FSMC_CLK high to FSMC_NE high	$0.5t_{HCLK}$	0.5t _{HCLK}	
$t_{d(CLKL_NADVL)}$	FSMC_CLK low to FSMC_NADV low	0	5	
t _{d(CLKL_NADVH)}	FSMC_CLK low to FSMC_NADV high	0	5	
$t_{d(\mathrm{CLKL_AV})}$	$FSMC_CLK$ low to $FSMC_Ax$ valid (x = 1623)	0	5	
$t_{d(\mathrm{CLKH_AIV})}$	FSMC_CLK high to FSMC_Ax invalid ($x = 1623$)	0	5	
$t_{d(CLKL_NOEL)}$	FSMC_CLK low to FSMC_NOE low	2t _{HCLK}		ns
$t_{d(\mathrm{CLKH_NOEH})}$	FSMC_CLK high to FSMC_NOE high	t_{HCLK}		
$t_{d(\mathrm{CLKL_ADV})}$	FSMC_CLK low to FSMC_AD[15:0] valid	0	5	
$t_{d(CLKL_ADIV)}$	FSMC_CLK low to FSMC_AD[15:0] invalid	0	5	
t _{SU(ADV_CLKH)}	FSMC_AD[15:0] valid data before FSMC_CLK high	8		
t _{h(CLKH_ADV)}	FSMC_AD[15:0] valid data after FSMC_CLK high	8		
t _{SU(NWAITV_CLKH)}	FSMC_NWAIT valid before FSMC_CLK high	6		
t _{h(CLKH_NWAITV)}	FSMC_NWAIT valid after FSMC_CLK high	2		

L.t_{w(CLK)→} FSMC_CLK $\mathsf{t}_{\mathsf{d}(\mathsf{CLKL_NEL})}$ t_{d(CLKH_NEH)} FSMC_NE t_{d(CLKL_NADVL)} +t_{d(CLKL_NADVH)} FSMC_NADV t_{d(CLKH_AV)}t_{d(CLKL AV)} FSMC_A[23:16] $\mathsf{t}_{\mathsf{d}(\mathsf{CLKL}_{\mathsf{NWEL}})}$ t_{d(CLKH_NWEH)}- $\mathsf{FSMC}_\mathsf{NWE}$ $\mathsf{t}_{\mathsf{d}(\mathsf{CLKL_ADV})}$ -t_{d(CLKL_ADIV)} t_{d(CLKL_DATA)} Address[15:0] Data1 Data2 FSMC_AD[15:0] · $t_{\text{SU(NWAITV_CLKH)}}$ t_{h(CLKH_NWAITV)} FSMC_NWAIT WAITCFG=0b, WAITPOL+0b t_{d(CLKL_NBLH)} FSMC NBL

Figure 4-19 Synchronous multiplexed PSRAM write waveform

Table 4-33 Synchronous multiplexed PSRAM write timings

Symbol	Parameter	Min.	Max.	Unit
$t_{W(CLK)}$	FSMC_CLK period	2t _{HCLK}		
$t_{d(\mathrm{CLKL_NEL})}$	FSMC_CLK low to FSMC_NE low	0	5	
t _{d(CLKH_NEH)}	FSMC_CLK high to FSMC_NE high	0.5t _{HCLK}	$0.5t_{HCLK}$	
$t_{d(CLKL_NADVL)}$	FSMC_CLK low to FSMC_NADV low	0	5	
$t_{d(CLKL_NADVH)}$	FSMC_CLK low to FSMC_NADV high	0	5	
$t_{d(CLKL_AV)}$	FSMC_CLK low to FSMC_Ax valid (x = 1623)	0	5	
t _{d(CLKH_AIV)}	FSMC_CLK high to FSMC_Ax invalid (x = 1623)	0	5	
$t_{d(CLKL_NWEL)}$	FSMC_CLK low to FSMC_NWE low	0		ns
$t_{d(CLKH_NWEH)}$	FSMC_CLK high to FSMC_NWE high	0		
$t_{d(CLKL_ADV)}$	FSMC_CLK low to FSMC_AD[15:0] valid	0	5	
$t_{d(CLKL_ADIV)}$	FSMC_CLK low to FSMC_AD[15:0] invalid	0	5	
t _{d(CLKL_DATA)}	FSMC_AD[15:0] valid after FSMC_CLK low	2		
t _{SU(NWAITV_CLKH)}	FSMC_NWAIT valid before FSMC_CLK high	6		
th(CLKH_NWAITV)	FSMC_NWAIT valid after FSMC_CLK high	2		
t _{d(CLKL_NBLH)}	FSMC_CLK low to FSMC_NBL high	2		

NAND controller waveform and timing

Test conditions: NAND operation area, 16-bit data width is selected, ECC calculation circuit is enabled, 512-byte page size, other timing configurations are setting registers FSMC_PCR2=0x0002005E, FSMC PMEM2=0x01020301, FSMC PATT2=0x01020301.

Figure 4-20 NAND controller read waveform




Figure 4-21 NAND controller write waveform




Figure 4-22 NAND controller read waveform in general storage space




Figure 4-23 NAND controller write waveform in general storage space




Table 4-34 Timing characteristics of NAND Flash read and write cycles

Symbol	Parameter	Min.	Max.	Unit
$t_{d(D\text{-}NWE)}$	Before FSMC_NWE high to FSMC_D[15:0] data valid	4t _{HCLK}		
$t_{w(NOE)}$	FSMC_NOE low time	4t _{HCLK}		
$t_{\rm su(D-NOE)}$	Before FSMC_NOE high to FSMC_D[15:0] data valid	20		
$t_{h(\text{NOE-D})}$	After FSMC_NOE high to FSMC_D[15:0] data valid	15		
$t_{w(NWE)}$	FSMC_NWE low time	4t _{HCLK}		
$t_{v(\mathrm{NWE-D})}$	FSMC_NWE low to FSMC_D[15:0] data valid	0		ns
$t_{h(\mathrm{NWE-D})}$	FSMC_NWE high to FSMC_D[15:0] data invalid	2t _{HCLK}		
t _{d(ALE-NWE)}	Before FSMC_NWE low to FSMC_ALE valid	2t _{HCLK}		
$t_{h(NWE-ALE)}$	FSMC_NWE high to FSMC_ALE invalid	2t _{HCLK}		
$t_{d(ALE-NOE)}$	Before FSMC_NOE low to FSMC_ALE valid	2t _{HCLK}		
t _{h(NOE-ALE)}	FSMC_NOE high to FSMC_ALE invalid	4t _{HCLK}		

4.3.19 DVP interface characteristics

Figure 4-24 DVP timing waveform




Table 4-35 DVP characteristics

Symbol	Parameter		Max.	Unit
f_{PixCLK}/t_{PixCLK}	Pixel clock input frequency		144	MHz

DuCy _(PixCLK)	Pixel clock duty cycle		%
$t_{su(DATA)}$	Data setup time		
$t_{h(DATA)}$	Data hold time	1	***
$t_{su(HSYNC)} / t_{su(VSYNC)}$	HSYNC/VSYNC signal input setup time	2	ns
$t_{h(HSYNC)}/t_{h(VSYNC)}$	HSYNC/VSYNC signal input hold time	1	

4.3.20 Gigabit Ethernet interface characteristics

Figure 4-25 ETH-SMI timing waveform




Table 4-36 SMI signal characteristics of Ethernet MAC

Symbol	Parameter		Тур.	Max.	Unit
f_{MDC}/t_{MDC}	MDC clock frequency			2.5	MHz
$t_{d(\mathrm{MDIO})}$	MDIO write data valid time	0		300	
$t_{su(MDIO)}$	t _{su(MDIO)} Read data setup time				ns
$t_{h(\mathrm{MDIO})}$	Read data hold time	10			

Figure 4-26 ETH-RMII signal timing waveform




Table 4-37 RMII signal characteristics of Ethernet MAC

Symbol	Parameter		Тур.	Max.	Unit
$t_{su(RXD)}$	Setup time of received data				ns

t _{ih(RXD)}	Hold time of received data	2		
$t_{su(CRS_DV)}$	Carrier detect signal setup time	4		
$t_{ih(CRS_DV)}$	Carrier detect signal hold time	2		
$t_{d(TXEN)}$	Transmission enable effective delay time		16	
$t_{d(TXD)}$	Data transmission effective delay time		16	}

Figure 4-27 ETH-MII signal timing waveform




Table 4-38 MII signal characteristics of Ethernet MAC

Symbol	Parameter		Тур.	Max.	Unit
$t_{su(RXD)}$	Setup time of received data				
$t_{ih(RXD)}$	Hold time of received data	10			
$t_{su(DV)}$	Data valid signal setup time				
t _{ih(DV)}	Data valid signal hold time				
t _{su(ER)}	Error signal setup time				ns
t _{ih(ER)}	Error signal hold time	10			
t _{d(TXEN)}	Transmission enable effective delay time			16	
t _{d(TXD)}	Data transmission effective delay time			16	

Figure 4-28 ETH-RGMII signal timing waveform




Table 4-39 RGMII signal characteristics of Ethernet MAC

Symbol	Parameter		Тур.	Max.	Unit
f_{TXC}/t_{TXC}	TXC/RXC clock frequency	7.2	8	8.8	
t_{R}	TXC/RXC rise time			2.0	
$t_{ m F}$	TXC/RXC fall time			2.0	
$t_{su(TDATA)}$	Transmit data setup time	1.2	2.0		ns
$t_{h(TDATA)}$	Transmit data hold time	1.2	2.0		
$t_{su(RDATA)}$	Input data setup time	1.2	2.0		
$t_{h(RDATA)}$	Input data hold time	1.2	2.0		

4.3.21 12- bit ADC characteristics

Table 4-40 ADC characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{DDA}	Supply voltage		2.4		3.6	V
V_{REF^+}	Positive reference voltage	V_{REF^+} cannot be more than V_{DDA}	2.4		V_{DDA}	V
I_{VREF}				160	220	uA
I_{DDA}				480	530	uA
$f_{ m ADC}$	ADC clock frequency				14	MHz
f_S	Sampling rate		0.05		1	MHz
f_{TRIG}	External trigger frequency				16	$1/f_{ADC}$
V_{AIN}	Conversion voltage range		0		V_{REF^+}	V
R _{AIN}	External input impedance				50	kΩ
R _{ADC}	Sampling switch resistance			0.6	1	kΩ
C_{ADC}	Internal sample and hold capacitor			8		pF

t_{CAL}	Calibration time	applied for F203 low-and-medium-density devices		100		1/f _{ADC}
		Others		40		
t_{Iat}	Injected trigger conversion latency				2	$1/f_{ADC}$
t_{Iatr}	Regular trigger conversion latency				2	1/f _{ADC}
$t_{\rm s}$	Sampling time		1.5		239.5	$1/f_{ADC}$
t_{STAB}	Power-on time				1	us
t _{CONV}	Total conversion time (including sampling time)		14		252	1/f _{ADC}

Note: Above parameters are guaranteed by design.

Formula: Maximum R_{AIN}

$$R_{AIN} < \frac{Ts}{f_{ADC} \times C_{ADC} \times \ln 2^{N+2}} - R_{ADC}$$

The above formula is used to determine the maximum external impedance so that the error can be less than 1/4 LSB. Where N=12 (representing 12-bit resolution).

Table 4-41 Maximum R_{AIN} when $f_{ADC} = 14MHz$

T _S (cycle)	t _s (us)	Maximum $R_{AIN}(k\Omega)$
1.5	0.11	0.4
7.5	0.54	5.9
13.5	0.96	11.4
28.5	2.04	25.2
41.5	2.96	37.2
55.5	3.96	50
71.5	5.11	Invalid
239.5	17.1	Invalid

Table 4-42 ADC error

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
ЕО	Offset error	$f_{PCLK2} = 56 \text{ MHz},$		±2		
ED	Differential nonlinearity error	$f_{ADC} = 14 \text{ MHz},$		±0.5	±3	LSB
EL	Integral nonlinearity error	$R_{AIN} < 10 \text{ k}\Omega$		±1	±4	LSD
	integral nonlinearity error	$V_{DDA} = 3.3V$		±1	±4	

 C_p represents the parasitic capacitance on the PCB and the pad (about 5pF), which may be related to the quality of the pad and PCB layout. A larger C_p value will reduce the conversion accuracy, the solution is to reduce the f_{ADC} value.

Figure 4-29 ADC typical connection diagram





Figure 4-30 Analog power supply and decoupling circuit reference



4.3.22 Temperature sensor characteristics

Table 4-43 Temperature sensor characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
R_{TS}	Measurement range of temperature sensor		-40		85	°C
A_{TSC}	Measurement range of temperature sensor after software calibration			±12		°C
Avg_Slope	Average slope (negative temperature coefficient)		3.8	4.3	4.7	mV/°C
V ₂₅	Voltage at 25°C		1.34	1.40	1.46	V
$T_{S_{temp}}$	ADC sampling time when reading temperature	$f_{ADC} = 14MHz$			17.1	us

4.3.23 DAC characteristics

Table 4-44 DAC characteristics

Symbol	Parameter	Condition	Min.	Тур.	Max.	Unit
V_{DDA}	Supply voltage		2.4	3.3	3.6	V
V_{REF^+}	Positive reference voltage	$V_{REF^+}\!\leq\!V_{DDA}$	2.4	3.3	3.6	V
$R_L^{(1)}$	Resistive load with buffer ON		5			kΩ
$C_L^{(1)}$	Capacitive load with buffer ON				50	pF
$V_{OUT_MIN}^{(1)}$	12-bit DAC conversion with		3			mV
$V_{OUT_MAX}^{(1)}$	buffer ON				V _{REF+} -0.01	V
$V_{OUT_MIN}{}^{(1)}$	12-bit DAC conversion with			0.1		mV
$V_{OUT_MAX}^{(1)}$	buffer OFF				V _{REF+} -1LSB	V
	With no load, 0x800 on the inputs	S		58		
${ m I}_{ m VREF+}$	With no load, 0xF1C at V _{REF+} =3.6V on the inputs			194		uA
	With no load, 0x555 (worst) at V _{REF+} =3.6V on the inputs			331		uA

	With no load, 0x800 on the input	s		170		
$I_{ m DDA}$	With no load, $0xF1C$ at $V_{REF+}=3$.			150		
	With no load, $0x555$ (worst) at $V_{REF+}=3.6V$ on the inputs			170		uA
DNL	Differential nonlinearity error			±2		LSB
INL	Integral nonlinearity error	After calibration of offset error and gain error		±4		LSB
Offset	Offset error				±8	mV
Offset	Offset effor	V _{REF+} =3.6V			±10	LSB
Gain error		DAC in 12-bit configuration		±0.4		%
Amplifier gain ⁽¹⁾	Amplifier gain in open loop	5kΩ load (max)	80	85		dB
t _{SETTLING}	Setting time (full scale: for an input code transition between the lowest and the highest input codes when DAC_OUT reaches final value ±1 LSB)	C _{LOAD} ≤50pF R _{LOAD} ≥5kΩ		3	4	us
Update rate	Max frequency for a correct DAC_OUT change when small variation in the input code (from code i to i+1LSB),	C _{LOAD} ≤50pF R _{LOAD} ≥5kΩ			1	MS/s
t _{WAKEUP}	Time to wake up from off state (PDV18 changes from 1 to 0)	C _{LOAD} ≤50pF, R _{LOAD} ≥5kΩ, input codes between the lowest and highest possible ones		6.5	10	us
PSRR+(1)	Power supply rejection ratio (relative to VDDA) (static DC measurement)	No R _{LOAD} , C _{LOAD} ≤50pF		-100	-75	dB

Note: 1. Guaranteed by design, not tested in production.

4.3.24 OPA characteristics

Table 4-45 OPA characteristics

Symbol	Parameters	Condition	Min.	Тур.	Max.	Unit
V_{DDA}	Supply voltage		2.4	3.3	3.6	V
C_{MIR}	Common mode input voltage		0		V _{DDA} -0.9	V
V _{IOFFSET}	Input offset voltage			1.5	6	mV
I_{LOAD}	Drive current				600	uA
I _{DDOPAMP}	Current consumption	No load, static mode		195		uA
$C_{MRR}^{(1)}$	Common mode rejection ratio	@1kHz		96		dB
P _{SRR} ⁽¹⁾	Power supply rejection ratio	@1kHz		86		dB
$Av^{(1)}$	Open loop gain	C _{LOAD} =5pF		136		dB

$G_{BW}^{(1)}$	Unit gain bandwidth	C _{LOAD} =5pF		19		MHz
P _M ⁽¹⁾	Phase margin	C _{LOAD} =5pF		93		
$S_R^{(1)}$	Slew rate limited	C _{LOAD} =5pF		8		V/us
t _{WAKUP} (1)	Setup time from shutdown to wake up, 0.1%	Input $V_{DDA}/2$, C_{LOAD} =5pF, R_{LOAD} =4k Ω			368	ns
R_{LOAD}	Resistive load		4			kΩ
C_{LOAD}	Capacitive load				50	pF
V (2)	High saturation output voltage	R_{LOAD} =4k Ω , input V_{DDA}	V _{DDA} -45			mV
V _{OHSAT} ⁽²⁾			V_{DDA} -10			
V (2)	I average transition are transfer as	$R_{LOAD}=4k\Omega$, input 0			0.5	
$V_{OLSAT}^{(2)}$	Low saturation output voltage	$R_{LOAD}=20k\Omega$, input 0			0.5	mV
		R_{LOAD} =4k Ω ,@1kHz		83		nv
EN ⁽¹⁾	Equivalent input voltage noise	R_{LOAD} =4k Ω ,@10kHz		42		$\frac{11}{\sqrt{Hz}}$

Note: 1. Above parameters are guaranteed by design.

^{2.} The load current limits the saturated output voltage.

Chapter 5 Package and ordering information

Packages

Part No.	Package	Body size	Lead pitch	Description	Packing type
CH32F203K8T6	LQFP32	7*7mm	0.8mm	LQFP32 (7*7) patch	Tray
CH32F203C6T6	LQFP48	7*7mm	0.5mm	LQFP48 (7*7) patch	Tray
CH32F203C8T6	LQFP48	7*7mm	0.5mm	LQFP48 (7*7) patch	Tray
CH32F203C8U6	QFN48X7	7*7mm	0.5mm	Quad no-lead 48-pin	Tray
CH32F203CBT6	LQFP48	7*7mm	0.5mm	LQFP48 (7*7) patch	Tray
CH32F203RBT6	LQFP64M	10*10mm	0.5mm	LQFP64M (10*10) patch	Tray
CH32F203RCT6	LQFP64M	10*10mm	0.5mm	LQFP64M (10*10) patch	Tray
CH32F203VCT6	LQFP100	14*14mm	0.5mm	LQFP100 (14*14) patch	Tray
CH32F205RBT6	LQFP64M	10*10mm	0.5mm	LQFP64M (10*10) patch	Tray
CH32F207VCT6	LQFP100	14*14mm	0.5mm	LQFP100 (14*14) patch	Tray
CH32F208RBT6	LQFP64M	10*10mm	0.5mm	LQFP64M (10*10) patch	Tray
CH32F208WBU6	QFN68X8	8*8mm	0.4mm	Quad no-lead 68-pin	Tray

Note: 1. The packing type of QFP/QFN is usually tray. Please confirm with the packaging factory for specific part number.

2. Size of tray: The size of Tray is generally a uniform size (322.6*135.9*7.62). There are differences in the size of the restriction holes for different package types, and there are differences between different packaging factories for tubes, please confirm with the manufacturer for details.

Note: All dimensions are in millimeters. The pin center spacing values are nominal values, with no error. And the error of other dimensions is not more than ± 0.2 mm or 10%.

Figure 5-1 QFN48X7 outline




Figure 5-2 QFN68X8 outline




Figure 5-3 LQFP32 outline




Figure 5-4 LQFP48 outline




Figure 5-5 LQFP64M outline






Figure 5-6 LQFP100 outline



Ordering information



- 6 = -40°C-85°C (industrial-grade)
- 7 = -40°C-105°C (automotive-grade 2)
- 3 = -40°C-125°C (automotive-grade 1)
- D = -40°C-155°C (automotive-grade 0)