


ADDI, SLTI, ANDI, ORI, XORI, SLTIU,
 SLLI, SRAI, SRLI, JALR OR
 LUI, AUIPC, JAL, BEQ, BNE, BGEU,
 BLT, BGE, LW, SW, FENCE, ECALL
~~EBREAK~~ AND
 ADD
 SLT, SLTU XOR, SLL,
 SRL, SUB, SRA, BLTU
 LH, LHU, LB, LBU, SH, SB, LD, SLLI
 SRLI, SLTI

! Risc-V определяет название регистра
 в инструкции (rs1 и rs2) и выполнение (rd)
 в opcode и том же названии.
 Вот почему в X31 названии

1) a/b
 2) $\frac{(a/b)}{\text{opcode+func}}$ X
 ... 110001111111
 ((01111) << 7)

1) xori rd, rs1, imm



Возвращает результат, или 0 и код результата в rd.


$\begin{matrix} 101 \\ \times 100 \\ \hline \end{matrix}$

11100000111111

... 0110011

$\begin{matrix} 01100 \\ \times 01000 \\ \hline 01000 \end{matrix}$


3) slli rd, rs1, imm




$x[rd] = x[rs1] \gg \text{imm}$

(вернее сдвиг нулей)

4) srai rd, rs1, imm




5) addi rd, rs1, imm




12)


add rd, rs1, rs2




7) andi rd, rs1, imm




8) and 5



9) auipc rd, imm[21,12]




10) BEQ rs1, rs2, imm




11)

BGE rs1, rs2, imm




12)

BGEU rs1, rs2, imm




13)

BLT rs1, rs2, imm




14)

BLTU rs1, rs2, imm




15)

BNE rs1, rs2, imm




16)

FENCE pred, succ




17)

JAL rd, imm




18)

JALR rd, imm(rs1)




19)

LB rd, imm(rs1)




20)

LBU rd, imm(rs1)




21)

LD rd, imm(rs1)




22)

LH rd, imm(rs1)




23)

LHU rd, imm(rs1)




24)

LUI rd, imm[31:12]




25)


LW rd, imm(rs1)




26) or rd, rs1, rs2




27) ori rd, rs1, imm




28) sb rs2, imm(rs1)




29) sh rs2, imm(rs1)




30) sll rd, rs1, rs2



31) slli rd, rs1, imm




32) slt rd, rs1, rs2




~~33)~~


sli rd, rs1, imm



34) sltiu rd, rs1, imm




35) sltu rd, rs1, rs2




36)

sra rd, rs1, rs2




~~37)~~

srl rd, rs1, rs2



38)


SUB rd, rs1, rs2



R

39)


SW rs2, imm(rs1)



S

40)

XOR rd, rs1, rs2



R

