UNIVERSITY OF MORATUWA, SRI LANKA

Faculty of Engineering
Department of Electronic and Telecommunication Engineering
Semester 5 (Intake 2020)

EN3021 - Digital System Design

Non-pipelined Single Stage (Cycle) CPU Design Individual Project



W. A. S. S. Wanigathunga 200693D

October 16, 2023

Contents

Design of Non-pipelined Single Stage (Cycle) RISC-V Processor	4
Instruction Set Architecture	4
Datapath	5
Modules and Components	6
Program Counter	6
Control Unit	7
The derivation of the control logic	7
Control Store	8
Verilog Implementation	11
RTL View of the complete processor	11
Implementation Results of R and I Type Computational instructions	11
Implementation Results SB Type Instructions	
Implementation Results I and S Type Memory Access Instructions	13
Synthesis Report	15
Resource utilization	16

Abstract

This report presents the design and implementation of a 32-bit non-pipelined RISC-V processor on a FPGA. The project consists of three stages, and this report focuses on the first stage, which is the individual project.

The processor uses microprogramming with a three-bus structure and supports the RV32I instruction set. The processor can execute all computational, memory access, and control flow instructions covered by the R and I, S, and SB types respectively. In addition, the processor can handle two new instructions: MEMCOPY and MUL. The MEMCOPY instruction copies an array of size N from one source location to another destination location in memory. The MUL instruction performs unsigned multiplication of two operands.

The report discusses the design choices, implementation details, and testing results of the processor. It also analyzes the limitations and challenges of the new instructions, such as the maximum array size for MEMCOPY and the operand range for MUL.

GitHub Link: https://github.com/SasiniWanigathunga/Single Cycle RISCV Processor.git

Design of Non-pipelined Single Stage (Cycle) RISC-V Processor


Instruction Set Architecture

There are 6 main types of instructions in RISC-V Instruction Set Architecture. But only R, I, S and SB type instructions are implemented in this project. Each instruction has a length of 32 bits.

31 30 25	24 21	20	19	15 14	12	2 11 8	7	6 0	
funct7	rs	s2	rs1	fu	nct3	r	d	opcode	R-type
imm[1	1:0]		rs1	fu	nct3	re	d	opcode	I-type
imm[11:5]	rs	s2	rs1	fu	nct3	imm	[4:0]	opcode	S-type
$imm[12] \mid imm[10:5]$	rs	s2	rs1	fu	nct3	imm[4:1]	imm[11]	opcode	SB-type
	imm[3	1:12]				re	d	opcode	U-type
imm[20] $imm[1$	0:1]	imm[11]	imn	n[19:1:	2]	re	d	opcode	UJ-type


	RV32I	Base Instru	uction S	et		
	imm[31:12]			rd	0110111	LUI
	imm[31:12]			rd	0010111	AUIPC
	m[20 10:1 11 1]	9:12]		rd	1101111	JAL
imm[11	:0]	rs1	000	rd	1100111	JALR
imm[12 10:5]	rs2	rs1	000	imm[4:1 11]	1100011	BEQ
imm[12 10:5]	rs2	rs1	001	imm[4:1 11]	1100011	BNE
imm[12 10:5]	rs2	rs1	100	imm[4:1 11]	1100011	BLT
imm[12 10:5]	rs2	rs1	101	imm[4:1 11]	1100011	BGE
imm[12 10:5]	rs2	rs1	110	imm[4:1 11]	1100011	BLTU
imm[12 10:5]	rs2	rs1	111	imm[4:1 11]	1100011	BGEU
imm[11		rs1	000	rd	0000011	LB
imm[11		rs1	001	rd	0000011	LH
imm[11		rs1	010	rd	0000011	LW
imm[11		rs1	100	rd	0000011	LBU
imm[11		rs1	101	rd	0000011	LHU
imm[11:5]	rs2	rs1	000	imm[4:0]	0100011	SB
imm[11:5]	rs2	rs1	001	imm[4:0]	0100011	SH
imm[11:5]	rs2	rs1	010	imm[4:0]	0100011	SW
imm[11		rs1	000	rd	0010011	ADDI
imm[11		rs1	010	rd	0010011	SLTI
imm[11		rs1	011	rd	0010011	SLTIU
imm[11		rs1	100	rd	0010011	XORI
imm[11		rs1	110	rd	0010011	ORI
imm[11		rs1	111	rd	0010011	ANDI
0000000	shamt	rs1	001	rd	0010011	SLLI
0000000	shamt	rs1	101	rd	0010011	SRLI
0100000	shamt	rs1	101	rd	0010011	SRAI
0000000	rs2	rs1	000	rd	0110011	ADD
0100000	rs2	rs1	000	rd	0110011	SUB
0000000	rs2	rs1	001	rd	0110011	SLL
0000000	rs2	rs1	010	rd	0110011	SLT
0000000	rs2	rs1	011	rd	0110011	SLTU
0000000	rs2	rs1 rs1	100	rd	0110011	XOR
	0000000 rs2		101	rd	0110011	SRL
	0100000 rs2		101	rd	0110011	SRA
	0000000 rs2		110 111	rd	0110011	OR
	0000000 rs2			rd	0110011	AND
fm pr		rs1	000	rd	0001111 1110011	FENCE
00000000		00000	000	00000	ECALL	
00000000	0001	00000	000	00000	1110011	EBREAK

Datapath




Modules and Components


Program Counter



Control Store



Register File



Control Unit

The derivation of the control logic

TYPE_R	ADD		0000000	rs2	rs1	000	rd	0110011
	SUB		0100000	rs2	rs1	000	rd	0110011
	SLL	shift left logical	0000000	rs2	rs1	001	rd	0110011
	SLT	set if less than, 2's complement	0000000	rs2	rs1	010	rd	0110011
	SLTU	set if less than , unsigned	0000000	rs2	rs1	011	rd	0110011
	XOR	bitwise xor	0000000	rs2	rs1	100	rd	0110011
	SRL	shift right logical	0000000	rs2	rs1	101	rd	0110011
	SRA	shift right arithmetic	0100000	rs2	rs1	101	rd	0110011
	OR	bitwise or	0000000	rs2	rs1	110	rd	0110011
	AND	bitwise and	0000000	rs2	rs1	111	rd	0110011
TYPE_I_CO MP	ADDI		imm[11:0]		rs2	000	rd	0010011
	SLTI		imm[11:0]		rs3	010	rd	0010011
	SLTIU		imm[11:0]		rs4	011	rd	0010011
	XORI		imm[11:0]		rs5	100	rd	0010011
	ORI		imm[11:0]		rs6	110	rd	0010011
	ANDI		imm[11:0]		rs7	111	rd	0010011
	SLLI		0000000	shamt	rs1	001	rd	0010011
	SRLI		0000000	shamt	rs1	101	rd	0010011
	SRAI		0100000	shamt	rs1	101	rd	0010011
TYPE_I_JA LR	JALR		imm[11:0]		rs1	000	rd	1100111
TYPE_I_LO	LB		imm[11:0]		rs1	000	rd	0000011


AD							
	LH	imm[11:0]		rs1	001	rd	0000011
	LW	imm[11:0]		rs1	010	rd	0000011
	LBU	imm[11:0]		rs1	100	rd	0000011
	LHU	imm[11:0]		rs1	101	rd	0000011
TYPE_S	SB	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
	SH	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
	SW	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011
TYPE_SB	BEQ	imm[12 10: 5]	rs2	rs1	000	imm[4:1 11]	1100011
	BNE	imm[12 10: 5]	rs2	rs1	001	imm[4:1 11]	1100011
	BLT	imm[12 10: 5]	rs2	rs1	100	imm[4:1 11]	1100011
	BGE	imm[12 10: 5]	rs2	rs1	101	imm[4:1 11]	1100011
	BLTU	imm[12 10: 5]	rs2	rs1	110	imm[4:1 11]	1100011
	BGEU	imm[12 10: 5]	rs2	rs1	111	imm[4:1 11]	1100011

Control Store

																	U						
								ı									si						
										Re				M	M		g		В		В	В	
									Im	g	A	В		E	E		n	W	r		r	r	Br
			[24:	[19:1	[14:	[11:		PC	mSe	W	S	S	ALU	M	M		e	BS	U	Bran	Е	L	G
		[31:25]	20]	5]	12]	7]	[6:0]	Se	1	En	el	el	Sel	R	W	LS	d	el	n	ch	q	Т	Т
TYPE_	AD																						
R	D	0000000	rs2	rs1	000	rd	0110011	0	0	1	0	0	0000	0	0	00	0	01	0	000	0	0	0
	SUB	0100000	rs2	rs1	000	rd	0110011	0	0	1	0	0	0001	0	0	00	0	01	0	000	0	0	0

	SLL	shift left	0000000	rs2.	rs1	001	rd	0110011	0	0	1	0	0	0010	0	0	00	0	01	0	000	0	0	0
	SLT	set if less than, 2's compl	0000000	rs2		010		0110011			1			0011	0				01		000		0	
	SLT U	set if less than, unsign ed	0000000	rs2	rs1	011	rd	0110011	0	0	1	0	0	0100	0	0	00	0	01	0	000	0	0	0
	XOR	bitwis e xor	0000000	rs2	rs1	100	rd	0110011	0	0	1	0	0	0101	0	0	00	0	01	0	000	0	0	0
	SRL	shift right logical	0000000	rs2	rs1	101	rd	0110011	0	0	1	0	0	0110	0	0	00	0	01	0	000	0	0	0
	SRA	shift right arithm etic	0100000	rs2	rs1	101	rd	0110011	0	0	1	0	0	0111	0	0	00	0	01	0	000	0	0	0
	OR	bitwis e or	0000000	rs2	rs1	110	rd	0110011	0	0	1	0	0	1000	0	0	00	0	01	0	000	0	0	0
	AN D	bitwis e and	0000000	rs2	rs1	111	rd	0110011	0	0	1	0	0	1001	0	0	00	0	01	0	000	0	0	0
TYPE_I _COMP			imm[11:0]		rs2	000	rd	0010011	0	1	1	0	1	0000	0	0	00	0	01	0	000	0	0	0
	SLTI		imm[11:0]		rs3	010	rd	0010011	0	1	1	0	1	0011	0	0	00	0	01	0	000	0	0	0
	SLTI U		imm[11:0]		rs4	011	rd	0010011	0	1	1	0	1	0100	0	0	00	0	01	0	000	0	0	0
	XOR I		imm[11:0]		rs5	100	rd	0010011	0	1	1	0	1	0101	0	0	00	0	01	0	000	0	0	0
	ORI		imm[11:0]		rs6	110	rd	0010011	0	1	1	0	1	1000	0	0	00	0	01	0	000	0	0	0
	AN DI		imm[11:0]		rs7	111	rd	0010011	0	1	1	0	1	1001	0	0	00	0	01	0	000	0	0	0

	SLLI	0000000	sha mt	rs1	001	rd	0010011	0	1	1	0	1	0010	0	0	00	0	01	0	000	0	0	0
	SRLI	0000000	sha mt	rs1	101	rd	0010011	0	1	1	0	1	0110	0	0	00	0	01	0	000	0	0	0
	SRA I	0100000	sha mt	rs1	101	rd	0010011	0	1	1	0	1	0111	0	0	00	0	01	0	000	0	0	0
TYPE_I								Br an	1	1				1	0	00		10		000			
_JALR TYPE_I _LOAD		imm[11:0]		rs1		rd	0000011	ch 0	1	1		1	0000	1		00	0	00		000	0	0	0
_LOND	LH	imm[11:0]		rs1		rd	0000011	0	1	1	0		0000	1	0	10	0			000	0	0	0
	LW	imm[11:0]		rs1		rd	0000011	0	1	1		1		1		11	0			000	0	0	0
	LBU	imm[11:0]		rs1	100	rd	0000011	0	1	1	0	1	0000	1	0	01	1	00	0	000	0	0	0
	LHU	imm[11:0]		rs1	101	rd	0000011	0	1	1	0	1	0000	1	0	10	1	00	0	000	0	0	0
TYPE_S	SB	imm[11:5	rs2	rs1	000	im m[4 :0]	0100011	0	1	0	0	1	0000	0	1	01	0	00	0	000	0	0	0
	SH	imm[11:5	rs2	rs1	001	im m[4 :0]	0100011	0	1	0	0	1	0000	0	1	10	0	00	0	000	0	0	0
	SW	imm[11:5	rs2	rs1	010	im m[4 :0]	0100011	0	1	0	0	1	0000	0	1	11	0	00	0	000	0	0	0
TYPE_S B	BEQ	imm[12 1 0:5]	rs2	rs1	000	im m[4 :1 1 1]	1100011	Br an ch	1	0	1	1	0001	0	0	00	0	00	0	100	1	0	0
	BNE	imm[12 1 0:5]	rs2	rs1	001	im m[4 :1 1 1]	1100011	Br an ch	1	0	1	1	0001	0	0	00	0	00	0	011	0	1	1
	BLT	imm[12 1 0:5]	rs2	rs1	100	im m[4 :1 1 1]	1100011	Br an ch	1	0	1	1	0011	0	0	00	0	00	0	010	0	1	0




Verilog Implementation

RTL View of the complete processor


Implementation Results of R and I Type Computational instructions

```
R Type
 assign INS_MEM[0]
                     = 32'b0000000 00000 00010 000 11111 0110011; // req0, req4, req31, add
                     = 32'b0100000 00111 00011 000 11110 0110011; // reg7, reg3, reg30, sub
 assign INS MEM[1]
                     = 32'b0000000 00111 00000 001 11101 0110011; // reg7,reg0,reg29, SLL
 assign INS MEM[2]
                     = 32'b0000000 00000 00100 010 11100 0110011; // or $s0,reg28, SLT
 assign INS MEM[3]
                     = 32'b0000000_00001_00000_011_11011_0110011; // sw $s0,reg27,SLTU
 assign INS_MEM[4]
 assign INS MEM[5]
                     = 32'b0000000 10100 11001 100 11010 0110011; // sw $t0,req26 ,XOR
                     = 32'b0000000 00011 00000 101 11001 0110011; // add $s1,reg25, SRL
 assign INS MEM[6]
                     = 32'b0100000 00111 00000 101 11000 0110011; // sub $s2,reg24, SRA
 assign INS MEM[7]
                     = 32'b0000000 10100 10000 110 10111 0110011; // beq $s1,reg23, OR
 assign INS MEM[8]
                     = 32'b0000000 10100 00001 111 10110 0110011; // lw $s1,reg22,AND
 assign INS_MEM[9]
```



I Type Computational

```
= 32'b00000000001 00010 000 00000 0010011; // ,addi
assign INS MEM[11]
assign INS_MEM[12]
                   = 32'b000000000001 00100 010 00000 0010011; // ,SLTi
assign INS MEM[13]
                    = 32'b000000000001 00100 011 00000 0010011; // ,SLTiu
                   = 32'b00000000001 00100 100 00000 0010011; // ,XORi
assign INS_MEM[14]
                   = 32'b000000000001 00100 110 00000 0010011; // ,ORi
assign INS_MEM[15]
                   = 32'b000000000011 00010 111 00000_0010011; // ,ANDi
assign INS MEM[16]
assign INS MEM[17]
                    = 32'b0000000 00011 00010 001 00000 0010011; // ,SLLi
assign INS_MEM[18]
                    = 32'b0000000 00011 00010 101 00000 0010011; // ,SRLi
assign INS_MEM[19]
                    = 32'b0000000_00011_00010_101_00000_0010011; // ,SRAi
```



Implementation Results SB Type Instructions

```
assign INS_MEM[20] = 32'b0000000_00000_00010_000_11111_1100011; // BEQ: if (reg0 == reg4) branch assign INS_MEM[21] = 32'b01000000_00111_00011_000_11110_1100011; // BNE: if (reg7 != reg3) branch assign INS_MEM[22] = 32'b0000000_00111_00000_001_11101_1100011; // BLT: if (reg7 < reg0) branch assign INS_MEM[23] = 32'b0000000_00000_00100_010_11100_1100011; // BGE: if (reg0 >= reg4) branch assign INS_MEM[24] = 32'b0000000_00001_00000_011_11011_1100011; // BLTU: if (reg1 <u reg0) branch assign INS_MEM[25] = 32'b0000000_10100_11001_100_11010_1100011; // BGEU: if (reg20 >= u reg25) branch
```



For instruction 32'h00101163 branch has happened

BRANCH = 3'b010 & BrUn=0

Branch type = BLT

PC = 00000058

 $PC_OFFSET = 00000160$

Hex value:

00000058 + 00000160 = 1B8

(**But for address 32'h000001B8,instruction memory is empty, that's the reason for the unknown value(red) in the above.)


Implementation Results I and S Type Memory Access Instructions

TYPE_I_LO						
AD	LB	imm[11:0]	rs1	000	rd	0000011

	LH	imm[11:0]		rs1	001	rd	0000011
	LW	imm[11:0]		rs1	010	rd	0000011
	LBU	imm[11:0]		rs1	100	rd	0000011
	LHU	imm[11:0]		rs1	101	rd	0000011
TYPE_S	SB	imm[11:5]	rs2	rs1	000	imm[4:0]	0100011
	SH	imm[11:5]	rs2	rs1	001	imm[4:0]	0100011
	SW	imm[11:5]	rs2	rs1	010	imm[4:0]	0100011

Load Instructions

```
assign INS_MEM[32] = 32'b000000000000000000000000011; // ,LB
assign INS_MEM[33] = 32'b00000000000000000000001001011_0000011; // ,LH
assign INS_MEM[34] = 32'b00000000000000000001010_01010_0000011; // ,LW
assign INS_MEM[35] = 32'b00000000000000000000000000011; // ,LBU
assign INS_MEM[36] = 32'b000000000000000000000000000011; // ,LHU
```



Store Instructions

```
assign INS_MEM[37] = 32'b0000000_00000_00100_000_00001_0100011; //SB assign INS_MEM[38] = 32'b0000000_00001_00101_001_00010_0100011; //SH assign INS_MEM[39] = 32'b0000000 00010 00110 010 00011 0100011; //SW
```

Value		520.000 ns	530.000 ns	540.000 ns	550.000 ns	560.000 ns	570.000 ns 58
. 1							
Value		520.000 ns	530.000 ns	540.000 ns	550.000 ns	560.000 ns	570.000 ns - 58
ψυυυυυ 4						0000000	
ōōōōōcō	ō)	0000	0068	0000	006c	0000	0070
XXXXXXXXX	0	0002	00a3	0012	9123	0023	21a3
000000048	n	0000	0068	0000	1006a	- 0000	0070
XXXXXXXXX	0	0000	0005	0000	0006	0000	0007
Xxxxxxxx		0000000	1	0000	0006		0003
XXXXXXXXX	П	nnnn	0005	0000	nuue	0000	0007
XXXXXXXXX		0000000	1	0000	nnne	0000	0003
U							
X							_
Q0000032.00000031.000	0	00000032,00000	031,000000	00000032,00000	031,000000	00000032,00000	031,00000030,000

Synthesis Report

```
Detailed RTL Component Info :
+---Adders :
      2 Input 32 Bit
                          Adders := 1
      3 Input 32 Bit
                           Adders := 1
+---XORs :
      2 Input
                 32 Bit
                               XORs := 1
+---Registers :
                 32 Bit
                        Registers := 64
+---Muxes :
      2 Input 32 Bit
                           Muxes := 6
      5 Input 32 Bit
                           Muxes := 1
      5 Input 12 Bit
                           Muxes := 1
      9 Input 3 Bit
                           Muxes := 1
      8 Input 3 Bit
                           Muxes := 1
      2 Input
               1 Bit
                           Muxes := 43
```

Resource utilization

| Slice Registers

| 0 | 0 |

0 | 35200 | 0.00 |

Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.

| Tool Version : Vivado v.2023.1 (win64) Build 3865809 Sun May 7 15:05:29 MDT 2023 | Date : Mon Oct 16 23:12:54 2023 : LAPTOP-P7TAB0BF running 64-bit major release (build 9200) | Host | Command : report_utilization -file TESTBENCH_utilization_synth.rpt -pb TESTBENCH_utilization_synth.pb Design : TESTBENCH : xc7z010iclg225-1L Device | Speed File :-1L | Design State : Synthesized Utilization Design Information Table of Contents -----1. Slice Logic 1.1 Summary of Registers by Type 2. Slice Logic Distribution 3. Memory 4. DSP 5. IO and GT Specific 6. Clocking 7. Specific Feature 8. Primitives 9. Black Boxes 10. Instantiated Netlists 1. Slice Logic -----+-----+ Site Type | Used | Fixed | Prohibited | Available | Util% | +-----+ | Slice LUTs 0 0 0 | 17600 | 0.00 | | LUT as Logic | 0 | 0 | 0 | 17600 | 0.00 | | LUT as Memory | 0 | 0 | 0 | 6000 | 0.00 |

```
| Register as Flip Flop | 0 | 0 | 0 | 35200 | 0.00 | | Register as Latch | 0 | 0 | 0 | 35200 | 0.00 | | F7 Muxes | 0 | 0 | 0 | 8800 | 0.00 | | | F8 Muxes | 0 | 0 | 0 | 4400 | 0.00 | | |
```

1.1 Summary of Registers by Type

| Total | Clock Enable | Synchronous | Asynchronous | 0 -| - | 0 Set | 0 -| Reset | 0 Set - | 0 Reset | 0 | Yes | -| -| 0 Yes | Set | 0 Yes | -| Reset 0 Yes | Set | 0 Yes | Reset |

2. Slice Logic Distribution

```
+-----+
                  | Used | Fixed | Prohibited | Available | Util% |
Slice
                 0 0
                           0 | 4400 | 0.00 |
| SLICEL
                   0 0
| SLICEM
                   0 0
                                   LUT as Logic
                    0 0
                               0 | 17600 | 0.00 |
LUT as Memory
                                 0 | 6000 | 0.00 |
                      0 0
| LUT as Distributed RAM
                          0 0
| LUT as Shift Register
                       0 0
| Slice Registers
                    0 0
                              0 | 35200 | 0.00 |
Register driven from within the Slice | 0 |
| Register driven from outside the Slice | 0 |
```

^{*} Warning! LUT value is adjusted to account for LUT combining.

Unique Control Sets		0		0	4400 0.00	
+	-+	+	+-		+	+

** Note: Available Control Sets calculated as Slice * 1, Review the Control Sets Report for more information regarding control sets.

3. Memory

* Note: Each Block RAM Tile only has one FIFO logic available and therefore can accommodate only one FIFO36E1 or one FIFO18E1. However, if a FIFO18E1 occupies a Block RAM Tile, that tile can still accommodate a RAMB18E1

4. DSP

```
+----+ | Site Type | Used | Fixed | Prohibited | Available | Util% | +-----+ | DSPs | 0 | 0 | 0 | 80 | 0.00 | +-----+
```

5. IO and GT Specific

```
+-----+
   Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----+
| Bonded IOB
           | 0 | 0 | 0 | 54 | 0.00 |
| Bonded IPADs
            | 0 | 0 | 0 | 2 | 0.00 |
| Bonded IOPADs
             | 0 | 0 | 0 | 130 | 0.00 |
| PHY_CONTROL
              | 0 | 0 | 0 |
                             2 | 0.00 |
| PHASER_REF
            OUT FIFO
            | 0 | 0 | 0 |
                          8 | 0.00 |
         | 0 | 0 | 0 |
| IN_FIFO
                         8 | 0.00 |
```

6. Clocking

+-----+
| Site Type | Used | Fixed | Prohibited | Available | Util% |
+-----+
BUFGCTRL	0	0	0	32	0.00
BUFIO	0	0	0	8	0.00
MMCME2_ADV	0	0	0	2	0.00
PLLE2_ADV	0	0	0	2	0.00
BUFMRCE	0	0	0	4	0.00
BUFHCE	0	0	0	48	0.00
BUFR	0	0	0	8	0.00
+------+					

7. Specific Feature

3. Primitives
++ Ref Name Used Functional Category ++
D. Black Boxes
++ Ref Name Used ++
10. Instantiated Netlists
++ Ref Name Used ++

**File is attached herewith