

The number of pass transistors connected in series can be increased if

1 point

_____ *

- ☒ buffer is connected
- ☐ compressor is connected
- ☐ voltage regulator is connected
- ☐ ground is connected

Logic reduces the count of transistors used to make different logic gates, by eliminating redundant transistors is called *

1 point

- ☐ Static CMOS
- ☐ None of above
- ☒ PTL
- ☐ Both a and b

Output of DOMINO CMOS gate is low at beginning of *

1 point

- ☐ Precharge phase
- ☐ Dynamic Phase
- ☒ Evaluation Phase
- ☐ Static Phase



Switching speed of a MOS device depends on _____ *

1 point

- ☒ gate voltage above a threshold
- ☐ length channel
- ☐ carrier mobility
- ☐ all of the mentioned

Propagation delay can be decreased by *

1 point

- ☐ Zero voltage
- ☐ Small Supply Voltage
- ☒ Large Supply Voltage
- ☐ Small (W/L)

Which gives scalable design rules? *

1 point

- ☐ micron rules
- ☒ lambda rules
- ☐ layer rules
- ☐ thickness rules

The VIL is found from transfer characteristic of inverter by: *

1 point

- ☐ The midpoint of the transition line
- ☐ The point where the straight line at VOH ends
- ☒ The slope of the transition at a point at which the slope is equal to -1
- ☐ All of the mentioned



Which layer is used for power and signal lines? *

1 point

- ☐ polysilicon
- ☐ n-diffusion
- ☐ p-diffusion
- ☒ metal

Page 3 of 3

[Back](#)

[Submit](#)

Never submit passwords through Google Forms.

This form was created inside of Atharva College of Engineering. [Report Abuse](#)

Google Forms

