




EXPT. NO: 01	VERIFICATION OF BOOLEAN THEOREMS USING LOGIC GATES
DATE:	

(1) Commutative Property:  $A + B = B + A$

Truth Table:

A	B	$A + B$	$B + A$
0	0	0	0
0	1	1	1
1	0	1	1
1	1	1	1

Circuit Diagram:




(2) Commutative Property:  $A \cdot B = B \cdot A$

Truth Table:

A	B	$A \cdot B$	$B \cdot A$
0	0	0	0
0	1	0	0
1	0	0	0
1	1	1	1

Circuit Diagram:




EXPT. NO: 01	VERIFICATION OF BOOLEAN THEOREMS USING LOGIC GATES
DATE:	

**(1) Distributive Property:  $A + BC = (A + B)(A + C)$**

**Truth Table:**

A	B	C	BC	A + BC	A + B	A + C	(A + B) . (A + C)
0	0	0	0	0	0	0	0
0	0	1	0	0	0	1	0
0	1	0	0	0	1	0	0
0	1	1	1	1	1	1	1
1	0	0	0	1	1	1	1
1	0	1	0	1	1	1	1
1	1	0	0	1	1	1	1
1	1	1	1	1	1	1	1

**Circuit Diagram:**




EXPT. NO: 01	VERIFICATION OF BOOLEAN THEOREMS USING LOGIC GATES
DATE:	

(2) Distributive Property:  $A \cdot (B + C) = (A \cdot B) + (A \cdot C)$

Truth Table:

A	B	C	B + C	$A \cdot (B + C)$	$A \cdot B$	$A \cdot C$	$(A \cdot B) + (A \cdot C)$
0	0	0	0	0	0	0	0
0	0	1	1	0	0	0	0
0	1	0	1	0	0	0	0
0	1	1	1	0	0	0	0
1	0	0	0	0	0	0	0
1	0	1	1	1	0	1	1
1	1	0	1	1	1	0	1
1	1	1	1	1	1	1	1

Circuit Diagram:



EXPT. NO: 02	IMPLEMENTATION OF HALF – ADDER AND FULL – ADDER USING LOGIC GATES
DATE:	

### (1) Half – Adder:

Truth Table:

A	B	SUM	CARRY
0	0	0	0
0	1	1	0
1	0	1	0
1	1	0	1

K – Map:

SUM

A \ B	0	1
0	0	1
1	1	0


$$\text{Sum} = A\bar{B} + \bar{A}B = A \oplus B$$

CARRY

A \ B	0	1
0	0	0
1	0	1

$$\text{Carry} = AB$$

Circuit Diagram:



EXPT. NO: 02	IMPLEMENTATION OF HALF – ADDER AND FULL – ADDER USING LOGIC GATES
DATE:	

## (2) Full – Adder:

Truth Table:

A	B	C <sub>in</sub>	SUM	CARRY <sub>out</sub>
0	0	0	0	0
0	0	1	1	0
0	1	0	1	0
0	1	1	0	1
1	0	0	1	0
1	0	1	0	1
1	1	0	0	1
1	1	1	1	1

K – Map:

**SUM**

A \ BC <sub>in</sub>				
	00	01	11	10
0	0	1	0	1
1	1	0	1	0


$$\text{Sum} = \bar{A}\bar{B}C + \bar{A}B\bar{C} + A\bar{B}\bar{C} + ABC$$

**CARRY<sub>out</sub>**

A \ BC <sub>in</sub>				
	00	01	11	10
0	0	0	1	0
1	0	1	1	1

$$\text{Carry}_{\text{out}} = AB + AC_{\text{in}} + BC_{\text{in}}$$

Circuit Diagram:




EXPT. NO: 03	IMPLEMENTATION OF MULTIPLEXER AND DEMULTIPLEXER
DATE:	

### (1) 4 : 1 MULTIPLEXER:

Truth Table:

S1	S0	OUTPUT
0	0	D0
0	1	D1
1	0	D2
1	1	D3

Circuit Diagram:




EXPT. NO: 03	IMPLEMENTATION OF MULTIPLEXER AND DEMULTIPLEXER
DATE:	

## (2) 1 : 4 DEMULTIPLEXER:

Truth Table:

SELECTOR LINES		OUTPUT			
S0	S1	Y0	Y1	Y2	Y3
0	0	D	0	0	0
0	1	0	D	0	0
1	0	0	0	D	0
1	1	0	0	0	D

Circuit Diagram:






EXPT. NO: 04	DESIGN OF D AND JK FLIP FLOPS USING NAND GATES
DATE:	

### (1) D FLIP – FLOP:

Truth Table:

CLOCK	D	$Q_n$	$Q_{n+1}$
1	0	0	0
1	0	1	1
1	1	0	0
1	1	1	1

Circuit Diagram:




EXPT. NO: 04	DESIGN OF D AND JK FLIP FLOPS USING NAND GATES
DATE:	

## (2) JK FLIP – FLOP:

Truth Table:

CLOCK	J	K	$Q_{n+1}$	STATE
1	0	0	$Q_n$	No Change
1	0	1	0	Reset (0)
1	1	0	1	Set (1)
1	1	1	$\bar{Q}_n$	Toggle

Circuit Diagram:




EXPT. NO: 05	IMPLEMENTATION OF SISO AND PIPO SHIFT REGISTER USING FLIP - FLOPS
DATE:	

### (1) SISO SHIFT REGISTER USING D FLIP – FLOP:

Truth Table:

CLOCK	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
Initially	0	0	0	0
1 <sup>st</sup> falling edge	1	0	0	0
2 <sup>nd</sup> falling edge	1	1	0	0
3 <sup>rd</sup> falling edge	1	1	1	0
4 <sup>th</sup> falling edge	1	1	1	1

Circuit Diagram:




EXPT. NO: 05	IMPLEMENTATION OF SISO AND PIPO SHIFT REGISTER USING FLIP - FLOPS
DATE:	

## (2) PIPO SHIFT REGISTER USING D FLIP – FLOP:

Truth Table:

CLOCK	DATA INPUT				OUTPUT			
	D <sub>0</sub>	D <sub>1</sub>	D <sub>2</sub>	D <sub>3</sub>	Q <sub>0</sub>	Q <sub>1</sub>	Q <sub>2</sub>	Q <sub>3</sub>
1	1	0	0	1	1	0	0	1
2	1	0	1	0	1	0	1	0

Circuit Diagram:




EXPT. NO: 06	CONSTRUCTION AND VERIFICATION OF 4 – BIT RIPPLE COUNTER
DATE:	

### (1) 4 – BIT RIPPLE UP COUNTER:

Truth Table:

CLOCK PULSES	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Initially (0)	0	0	0	0
1	0	0	0	1
2	0	0	1	0
3	0	0	1	1
4	0	1	0	0
5	0	1	0	1
6	0	1	1	0
7	0	1	1	1
8	1	0	0	0
9	1	0	0	1
10	1	0	1	0
11	1	0	1	1
12	1	1	0	0
13	1	1	0	1
14	1	1	1	0
15	1	1	1	1

Circuit Diagram:




EXPT. NO: 06	CONSTRUCTION AND VERIFICATION OF 4 – BIT RIPPLE COUNTER
DATE:	

## (2) 4 – BIT RIPPLE DOWN COUNTER:

Truth Table:

CLOCK PULSES	D <sub>3</sub>	D <sub>2</sub>	D <sub>1</sub>	D <sub>0</sub>
Initially	0	0	0	0
1	1	1	1	1
2	1	1	1	0
3	1	1	0	1
4	1	1	0	0
5	1	0	1	1
6	1	0	1	0
7	1	0	0	1
8	1	0	0	0
9	0	1	1	1
10	0	1	1	0
11	0	1	0	1
12	0	1	0	0
13	0	0	1	1
14	0	0	1	0
15	0	0	0	1

Circuit Diagram:



EXPT. NO: 07	DESIGN AND IMPLEMENTATION OF 2 - BIT ALU USING VARIOUS COMBINATIONAL CIRCUITS
DATE:	

## 2 – BIT ARITHMETIC LOGIC UNIT:

### Circuit Diagram:

