



Tab 1

Project Summary x Device x basicgates.v x **basicgates_tb.v** x

C:/Users/P.SATHWIKI/basicgatesday1/basicgatesday1.srscs/sim_1/new/basicgates_tb.v

Q [Icons]

```
24
25     reg a, b;
26     wire [6:0] y;
27
28     basicgates DUT (
29         .y(y),
30         .a(a),
31         .b(b)
32     );
33
34     initial begin
35         $monitor("Time=%0t |a=%b b=%b|AND=%b OR=%b NOT=%b NAND=%b NOR=%b XOR=%b XNOR=%b",
36                 $time, a, b,
37                 y[0],y[1],y[2],y[3],y[4],y[5],y[6]);
38
39         a = 0;
40         b = 0;
41         #10;
42
43         a = 0;
44         b = 1;
45         #10;
46
47         a = 1;
48         b = 0;
49         #10;
50
51         a = 1;
52         b = 1;
53         #10;
54
55         $finish;
56
57     end
58 endmodule
59
```



Tab 2

