# COURSE PROJECT

# 2D Convolution Engine on RTL



# $\begin{array}{c} \textit{Submitted by} \\ \textit{PULI SATHYA DHEER SHARMA} \longrightarrow \\ 244102408 \end{array}$

EEE — VLSI & NANOELECTRONICS

# Contents

1		roduction Applications	3
<b>2</b>		Convolution Algorithm	3
3	RT	RTL Implementation	
4	Results		17
	4.1	Behavioural Simulation	17
	4.2	Post Synthesis Functional Simulation	17
	4.3	Elaborated Design	18
		Utilization	
5	Cor	nclusion	19

## Abstract

This project presents the RTL design and verification of a hardware accelerator for two-dimensional (2D) convolution on matrices, a core primitive in image processing and convolutional neural networks (CNNs). The design uses parallel multiply—accumulate units and buffering techniques to perform convolution efficiently in hardware. The implementation was verified using Verilog testbenches and synthesized on FPGA tools.

#### 1 Introduction

2D convolution is a mathematical operation widely used in image processing and neural networks. It forms the backbone of feature extraction in Convolutional Neural Networks (CNNs) and is also used in classical image filtering tasks such as smoothing, sharpening, and edge detection.

#### 1.1 Applications

- Image filtering and enhancement (blurring, sharpening, edge detection).
- Feature extraction in CNNs for computer vision.
- Real-time video processing in embedded and FPGA systems.

### 2 2D Convolution Algorithm

The 2D convolution of an input image I(x, y) with kernel K(m, n) is defined as:

$$Y(i,j) = \sum_{m=0}^{M-1} \sum_{n=0}^{N-1} K(m,n) I(i+m,j+n)$$

where  $M \times N$  is the kernel size.

With stride S and padding P, the output size becomes:

$$H_{\text{out}} = \left| \frac{H - M + 2P}{S} \right| + 1, \quad W_{\text{out}} = \left| \frac{W - N + 2P}{S} \right| + 1$$

#### 3 RTL Implementation

The convolution hardware was designed in Verilog with IEEE floating-point multiplier and adder blocks.

#### Main Module: conv\_2d.v

```
module IEEE #(parameter N=3, M=2)(
       input clk,rst,
2
       input [7:0] a,b,
       output reg [7:0] out,
       output reg done
       );
      reg [7:0] A[0:N-1][0:N-1];
      reg [7:0] B[0:M-1][0:M-1];
      reg [31:0] temp1, temp2, p, t1;
       wire [31:0]t2,y;
10
      reg [3:0] ps,ns;
11
       localparam init=9, s0=0, s1=1, s2=2, s3=3, s4=4, s5=5, s6
12
          =6, s7=7, s8=8, s9=9;
       integer c1,c2,c3,c4,c5,c6;
13
       reg [7:0] sum = 0;
14
15
       MULTIPLIER m4(temp1, tempe2, t2);
16
       ADDER a1(t1, t2,y);
17
18
19
       always@(posedge clk)
20
          begin
21
              if(rst)
22
              ps <= init;</pre>
23
              else
24
              ps<=ns;
         end
26
     always@(negedge clk)
27
         begin
28
           case(ps)
29
           init: begin
30
                     c1<=0;
31
                     c2 <= 0;
                     c3 <= 0;
33
                     c4 <= 0;
34
                     c5 <= 0;
35
                     c6 <= 0;
36
                     done <= 0;
37
```

```
38
                       end
             s0:
39
                   begin
40
                       if(c1<M && c2<M)</pre>
41
                       begin
42
                             A[c1][c2] \le a;
43
                            B[c1][c2]<=b;
44
                       end
45
                       else if (M \le c1 \le N)
46
                       A[c1][c2] <= a;
47
                  end
48
             s1:
49
                  begin
50
                       c2 \le c2 + 1;
51
                  end
52
             s2:
53
                  begin
54
                       c2<=0;
55
                       c1 \le c1 + 1;
56
                  end
57
58
             s3:
59
                  begin
60
                  if(c5 < M)
61
                  {\tt begin}
62
                       if(c6 < M)
63
                             begin
64
                             if(c3 < N - M + 1) begin
65
                               if (c4 < N - M + 1) begin
66
                                  temp1 <= A[c3+c5][c4+c6];
67
                                  temp2 <= B[c5][c6];
68
                               end
69
                              end
70
                          end
71
                  end
72
                  end
73
             s4: begin
74
                p <= t2;
75
                  end
76
             s9 : begin
77
```

```
78
                   t1 <= y;
                   c6 = c6+1;
79
                    end
80
              s5:
81
                   begin
82
                        c6<=0;
83
                        c5 <= c5 + 1;
84
85
                   end
              s6:
86
                   begin
87
88
                        out <= t1;
89
                        t1 <=0;
                        p <=0;
91
                        c5<=0;
92
                        c6<=0;
93
                        sum <= 0;
94
                        c4 \le c4 + 1;
95
                   end
96
              s7:
97
                   begin
98
                        c4<=0;
99
                        c3<=c3+1;
100
                   end
101
              s8:
102
                   done <=1;
103
104
              endcase
105
           end
106
107
       always@(*)
108
        begin
109
              case(ps)
110
              init: ns=s0;
111
              s0: begin
112
                   if (c1 < N)
                        begin
114
                              if(c2 < N)
115
                                   ns = s1;
116
                              else
117
```

```
ns = s2;
118
                         end
119
                    else
120
                         ns = s3;
121
                    end
122
              s1:
123
                   ns=s0;
124
              s2:
125
                   ns=s0;
126
              s3: begin
127
                    if (c3<N-M+1)</pre>
128
                    begin
129
                         if(c4 < N-M+1)
130
                         begin
131
                               if (c5<M)</pre>
132
                                    begin
133
                                          if(c6 < M)
134
                                               ns = s4;
135
                                          else
136
                                               ns = s5;
137
                                    end
                               else
139
                                    ns = s6;
140
                         end
141
                         else
142
                               ns=s7;
143
                         end
144
                    else
                         ns=s8;
146
                    end
147
              s4:
148
                    ns=s9;
149
             s9 :
150
                   ns = s3;
151
              s5:
152
                    ns=s3;
              s6:
154
                    ns=s3;
155
              s7:
156
                   ns=s3;
157
```

Listing 1: Main RTL Module -  $conv_2d$ 

# 32 bit Multiplier: mult.v

```
2 module MULTIPLIER #(parameter N=32, M=23, E=8, B=127, 0=255)
     ( input [N-1:0]a,b,output reg [N-1:0]out, output reg
     ovrf, reg undrf );
3 reg sign ;
 reg [E:0] exp ;
5 reg [(2*M+1):0] mant;
6 reg [M-1:0] N_mant;
 reg [E-1:0] R_exp;
  always@ (*) begin
  sign = a[N-1]^b[N-1];
   exp = a[N-2:N-E-1] + b[N-2:N-E-1] - B
   mant = \{1'b1, a[M-1:0]\} * \{1'b1, b[M-1:0]\};
11
              if (mant[(2*M+1)] == 1) begin
12
                   N_{mant} = mant[2*M:M+1];
13
                   exp = exp + 1;
14
                   end
15
               else begin
16
                   N_{mant} = mant[2*M-1:M];
17
                   exp = exp;
18
                   end
19
               if (exp > 0) begin
                   R_{exp} = 0;
                   N_{mant} = 0;
22
                    out = {sign,R_exp,N_mant };
23
                        ovrf = 1;
24
                       undrf =0;
25
                    end
26
              else if ( exp < 0) begin
27
```

```
R_{exp} = 0;
28
                     N_{mant} = 0;
29
                      out = {sign,R_exp,N_mant} ;
30
                      undrf = 1;
31
                      ovrf=0;
32
                      end
33
              else
34
                    begin
35
                    R_{exp} = exp[E-1:0];
36
                     ovrf = 0;
37
                      undrf = 0;
38
                         out ={sign,R_exp,N_mant};
39
               end
40
41
    end
42
43
44
  endmodule
```

Listing 2: Testbench Module for 2D Convolution

#### 32 bit Adder: Add.v

```
2 module ADDER_1 (a,b,s,overflow,underflow);
3 input [31:0]a,b;
4 output reg [31:0]s;
5 output reg overflow, underflow;
6 reg signed [8:0] exp;
r reg [23:0] mantisa_a, mantisa_b;
 reg [24:0] mantisa_out;
 reg [22:0] mantisa_last;
 always @(*)
11
     begin
12
13
14
15
16
```

```
17
              if(a[30:23] >= b[30:23])
18
                begin
19
                            mantisa_b = \{1'b1, b[22:0]\} >> (a
20
                               [30:23]-b[30:23]);
                            mantisa_a={1'b1,a[22:0]};
21
                            exp=a[30:23];
22
                end
23
              else
24
           begin
25
                  mantisa_a = \{1'b1, a[22:0]\} >> (b[30:23]-a
26
                      [30:23]);
                      mantisa_b={1'b1,b[22:0]};
27
                       exp=b[30:23];
28
           end
29
30
                 if(a[31]^b[31])
31
                         begin
32
                                 if (mantisa_a >= mantisa_b)
33
                                          begin
34
                                          mantisa_out=mantisa_a-
35
                                             mantisa_b;
                                          s[31]=a[31];
36
                                          end
37
                                  else
38
                                     begin
39
                                         mantisa_out=mantisa_b-
40
                                            mantisa_a;
                                         s[31]=b[31];
41
                                    end
42
                         end //sign comparsion
43
                    else // addition
44
                       begin
45
                       mantisa_out=mantisa_a+mantisa_b;
46
                       s[31]=a[31];
47
                        end
48
49
50
51
52
```

```
53
54
55
    if (mantisa_out [24] == 1)
56
        begin
57
     mantisa_last=mantisa_out[23:1];
58
     exp = exp + 1' b00001;
59
60
        end
61
62 else if (mantisa_out [23] == 1)
        begin
63
     mantisa_last=mantisa_out[22:0];
64
        end
66
67
   else if(mantisa_out[22]==1)
68
        begin
69
     mantisa_last={mantisa_out[21:0],1'b0};
70
     exp = exp - 1;
71
        end
72
   else if(mantisa_out[21]==1)
        begin
75
     mantisa_last={mantisa_out[20:0],2'b00};
76
      exp=exp-2;
77
        end
78
79
        else if(mantisa_out[20]==1)
        begin
81
     mantisa_last={mantisa_out[19:0],3'b000};
82
      exp=exp-3;
83
        end
84
85
    else if(mantisa_out[19]==1)
86
       begin
     mantisa_last={mantisa_out[18:0],4'b0000};
      exp = exp - 4;
89
        end
90
91
          else if(mantisa_out[18]==1)
92
```

```
93
        begin
      mantisa_last={mantisa_out[17:0],5'b000000};
94
       exp=exp-5;
95
        end
96
97
           else if (mantisa_out [17] == 1)
        begin
      mantisa_last={mantisa_out[16:0],6'b000000};
100
       exp = exp - 6;
101
        end
102
103
104
           else if(mantisa_out[16]==1)
105
        begin
106
      mantisa_last={mantisa_out[15:0],7'b00000000};
107
       exp = exp - 7;
108
        end
109
110
      else if(mantisa_out[15]==1)
111
        begin
112
      mantisa_last={mantisa_out[14:0],8'b00000000};
       exp = exp - 8;
        end
115
116
            else if(mantisa_out[14]==1)
117
        begin
118
      mantisa_last={mantisa_out[13:0],9'b000000000};
119
       exp=exp-9;
        end
       else if(mantisa_out[13]==1)
122
123
      mantisa_last={mantisa_out[12:0],10'b000000000};
124
       exp = exp - 10;
125
        end
126
       else if (mantisa_out[12] == 1)
127
       begin
128
            mantisa_last = {mantisa_out[11:0], 11'
129
               b00000000000;
            exp = exp - 11;
130
       end
131
```

```
132 else if (mantisa_out[11] == 1)
       begin
133
           mantisa_last = {mantisa_out[10:0], 12'
134
              b000000000000;
           exp = exp - 12;
       end
  else if (mantisa_out[10] == 1)
       begin
138
           mantisa_last = {mantisa_out[9:0], 13'
139
              b0000000000000;
           exp = exp - 13;
140
141
       end
  else if (mantisa_out[9] == 1)
       begin
           mantisa_last = {mantisa_out[8:0], 14'
144
              b00000000000000;
           exp = exp - 14;
145
       end
146
  else if (mantisa_out[8] == 1)
147
       begin
           mantisa_last = {mantisa_out[7:0], 15'
              b00000000000000000);
           exp = exp - 15;
150
       end
151
  else if (mantisa_out[7] == 1)
152
       begin
153
           mantisa_last = {mantisa_out[6:0], 16'
              b00000000000000000);
           exp = exp - 16;
       end
156
  else if (mantisa_out[6] == 1)
157
       begin
158
           mantisa_last = {mantisa_out[5:0], 17'
159
              b0000000000000000000);
           exp = exp - 17;
       end
  else if (mantisa_out[5] == 1)
162
163
       begin
           mantisa_last = {mantisa_out[4:0], 18'
164
              b00000000000000000000000);
```

```
exp = exp - 18;
165
166
       end
  else if (mantisa_out[4] == 1)
167
      begin
168
           mantisa_last = {mantisa_out[3:0], 19'
169
              b00000000000000000000000);
           exp = exp - 19;
       end
171
  else if (mantisa_out[3] == 1)
172
       begin
173
           mantisa_last = {mantisa_out[2:0], 20'
174
              exp = exp - 20;
175
       end
  else if (mantisa_out[2] == 1)
177
       begin
178
           mantisa_last = {mantisa_out[1:0], 21'
179
              b000000000000000000000000);
           exp = exp - 21;
180
       end
181
       else if (mantisa_out[1] == 1)
       begin
183
           mantisa_last = {mantisa_out[0], 22'
184
              exp = exp - 21;
185
       end
186
187
             else
             begin
189
            mantisa_last=0;
190
             end
191
192
193
194
_{195} if (exp>254)
196 begin
197 overflow=1;
198 underflow=0;
199 s [30:0] = {8 'hff, mantisa_last};
200 end
```

```
201 else if (exp<0)
202 begin
203 overflow=0;
204 underflow=1;
205 s [30:0] = {8 'b00000000 , mantisa_last};
  end
  else
207
208 begin
209 overflow=0;
210 underflow=0;
211 s [30:0] = {exp [7:0], mantisa_last};
212
  end
213
      end
215
   endmodule
216
```

Listing 3: Testbench Module for 2D Convolution

#### Constraint File cnstrnt.v

```
# Create a virtual clock with a T ns period where clk is initialized

create_clock -period 20.000 -name virtual -waveform
{0.000 10.000} -add [get_ports clk]

# Set correct input delays (min should be <= max)
set_input_delay -clock virtual -min 2.2 [get_ports a]
set_input_delay -clock virtual -max 3.3 [get_ports a]
set_input_delay -clock virtual -min 2.2 [get_ports b]
set_input_delay -clock virtual -max 3.3 [get_ports b]

# Set correct output delays (min should be <= max)
set_output_delay -clock virtual -min 0.2 [get_ports out]
set_output_delay -clock virtual -max 0.9 [get_ports out]
set_output_delay -clock virtual -min 0.2 [get_ports done
]
```

```
set_output_delay -clock virtual -max 0.9 [get_ports done ]
```

Listing 4: Testbench Module for 2D Convolution


## Testbench: test.v

```
// Revision 0.01 - File Created
 module test();
      reg clk, rst;
      reg [31:0] a, b;
      wire [31:0] out;
      wire done;
      // Instantiate the convolution module
      IEEE #(3,2) a1(clk,rst,a,b,out,done);
10
      always #5 clk = ~clk;
11
12
      initial begin
13
          clk = 0;
          rst = 1;
          #100;
16
17
          rst = 0;
18
19
               a = 32'h3F99999A; b=32'h3F000000;
20
          #20 a = 32'hC0200000; b = 32'hBFF19999;
21
          #20 a = 32'h4059999A;
22
          #40 a = 32'hBF4CCCCD; b = 32'hBF666666;
          #20 a = 32'h40066666; b = 32'h40133333;
24
          #20 a = 32'hC0733333;
25
          #40 a = 32'h3F19999A;
26
          #20 a = 32'hBFA66666;
27
          #20 a = 32'h40366666;
28
      end
29
 endmodule
```


Listing 5: Testbench Module for 2D Convolution

#### 4 Results


#### 4.1 Behavioural Simulation



# 4.2 Post Synthesis Functional Simulation



# 4.3 Elaborated Design



# 4.4 Utilization



# 5 Conclusion

The RTL design of a 2D convolution engine was successfully implemented and verified. The results show correct functionality across simulation and synthesis. This accelerator demonstrates the feasibility of performing CNN-like operations in FPGA/ASIC hardware for real-time image processing.